OpenCores
URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] [mod_sim_exp/] [trunk/] [rtl/] [vhdl/] [interface/] [axi/] [msec_ipcore_axilite.vhd] - Rev 86

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
86 update on previous JonasDC 4248d 02h /mod_sim_exp/trunk/rtl/vhdl/interface/axi/msec_ipcore_axilite.vhd
85 changed so that reset now also affects slave register JonasDC 4248d 02h /mod_sim_exp/trunk/rtl/vhdl/interface/axi/msec_ipcore_axilite.vhd
84 AXI-Lite interface updated, now tested and verified on Xilinx FPGA
renamed C_DEVICE parameter, because of conflicts with restricted parameter in xilinx XPS
JonasDC 4249d 10h /mod_sim_exp/trunk/rtl/vhdl/interface/axi/msec_ipcore_axilite.vhd
82 added first version of axi-lite interface and testbench for basic axi-lite operations, now under test JonasDC 4268d 07h /mod_sim_exp/trunk/rtl/vhdl/interface/axi/axi_lite_slave.vhd

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.