OpenCores
URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] [mod_sim_exp/] [trunk/] [sim/] - Rev 78

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
70 updated testbench for use with new core parameters
updated makefile, added new sources
JonasDC 3492d 11h /mod_sim_exp/trunk/sim/
65 updated plb interface, now modulus is selectable and, fifo depth is adjustable.
updated makefile with new sources and update component in package
JonasDC 3500d 06h /mod_sim_exp/trunk/sim/
41 removed deprecated files from version control JonasDC 3597d 14h /mod_sim_exp/trunk/sim/
35 new test values, 1st exponentiation gives error on result with new pipeline
commit for test purposes
JonasDC 3611d 06h /mod_sim_exp/trunk/sim/
31 put first cell logic of the pipeline in a separate design unit, tested and working JonasDC 3611d 16h /mod_sim_exp/trunk/sim/
30 put last cell logic of the pipeline in a separate design unit, tested and working JonasDC 3611d 17h /mod_sim_exp/trunk/sim/
28 updated makefile for new pipeline sources JonasDC 3612d 06h /mod_sim_exp/trunk/sim/
27 test input values for multiplier_tb JonasDC 3612d 06h /mod_sim_exp/trunk/sim/
24 changed names of top-level module to mod_sim_exp_core JonasDC 3615d 15h /mod_sim_exp/trunk/sim/
11 simulation output folder JonasDC 3626d 10h /mod_sim_exp/trunk/sim/
5 not needed on svn, is generated by testbench JonasDC 3626d 16h /mod_sim_exp/trunk/sim/
3 updated vhdl sources with new header according to OC design rules and formated code
added makefile and simulation input file for testbench simulation
JonasDC 3627d 07h /mod_sim_exp/trunk/sim/

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.