OpenCores
URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] - Rev 103

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
103 Updated documentation to version 1.5 with dual-clock support JonasDC 3230d 23h /
102 Added some extra information for the test generation software JonasDC 3230d 23h /
101 added README file for simulation, minor update for Makefile clean target. JonasDC 3231d 03h /
100 added version 1.0 tag for completeness. This version is the first version that is adapted to the opencores design rules. Also the code is cleaned up. previous tag was incorrect, now updated JonasDC 3249d 10h /
99 removed tag, wrong directory tagged JonasDC 3249d 11h /
98 added version 1.0 tag for completeness. This version is the first version that is adapted to the opencores design rules. Also the code is cleaned up. JonasDC 3249d 11h /
97 changes in makefile, and fifo's are now also in mod_sim_exp library JonasDC 3266d 04h /
96 minor makefile update JonasDC 3267d 04h /
95 new control logic for the core, allow for greater frequencies for the multiplier.
changes:
- autorun_cntrl: the bit selection for the exponents is now implemented with a shift register in stead of a mux. credits to Geoffrey Ottoy for new design structure.
- mont_cntrl: gave the databus from and to the RAM more time to settle. data now has 3 clocks to get to its destination.
JonasDC 3267d 04h /
94 BIG update: core now supports different clock speed for the multiplier core, so more performance is posible. currently this version is working in simulation and is being tested on hardware. Changes in this update include:
- changed RAM and memory to support different clocks
- new FIFO that supports dual clock (slightly modified version of generic_fifo's on OpenCores.org)
- parameter C_FIFO_DEPTH is now replace by C_FIFO_AW (address width of the fifo pointers)
- added logic for control signals to cross from one clock domain to another
- updated testbenches and interfaces accordingly
- added log of synthesis of the 2 new fifo's for Xilinx
JonasDC 3280d 00h /
93 Tag for Version 1.4 of The Modular Simulataneous Exponentiation Core. This version adds support for the AXI4-Lite bus interface. JonasDC 3282d 05h /
92 updated documentation with minor interrupt changes of AXI interface JonasDC 3282d 05h /
91 changed interrupt structure of AXI4-Lite interface. Now the interrupt has to be acknowledged by clearing the appropriate interrupt source flag in the control register. JonasDC 3284d 08h /
90 reverted changes from previous revision, updated AXI version with testbench JonasDC 3285d 23h /
89 updated vhdl files so now different clock frequencies are posible for the core and bus interface. JonasDC 3349d 21h /
88 small update on documentation, changed fault in axi control_reg JonasDC 3355d 22h /
87 updated documentation to version 1.4
core now supports the AXI4-Lite bus
JonasDC 3355d 23h /
86 update on previous JonasDC 3355d 23h /
85 changed so that reset now also affects slave register JonasDC 3355d 23h /
84 AXI-Lite interface updated, now tested and verified on Xilinx FPGA
renamed C_DEVICE parameter, because of conflicts with restricted parameter in xilinx XPS
JonasDC 3357d 07h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.