OpenCores
URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] - Rev 46

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
46 chance run_auto port or mod_sim_exp_core to exp_m JonasDC 3655d 09h /
45 chance run_auto port or mod_sim_exp_core to exp_m JonasDC 3655d 09h /
44 toplevel of the Modular Simultaneous Exponentiation IP core for the PLB interface JonasDC 3659d 02h /
43 made the core parameters generics JonasDC 3659d 02h /
42 corrected wrong library name for mod_sim_exp_pkg JonasDC 3665d 10h /
41 removed deprecated files from version control JonasDC 3665d 10h /
40 adjusted core instantiation to new core module name JonasDC 3673d 14h /
39 changed files to remove warnings from synthesis
last cell logic is simplified because of redundant logic
JonasDC 3674d 01h /
38 deprecated design files because of new pipeline structure, will be removed shortly JonasDC 3674d 07h /
37 changed names of some generics of the multiplier.
moved the parameters for the core to the package of the core
testbench now uses this parameters to adapt to different bit widths

and new systolic pipeline now supports split or single pipeline
JonasDC 3678d 04h /
36 found bug in new pipeline structure, now working properly. (tested in sim)
mod_sim_exp_core uses new flexible pipeline as default.
JonasDC 3679d 00h /
35 new test values, 1st exponentiation gives error on result with new pipeline
commit for test purposes
JonasDC 3679d 02h /
34 operand memory now supports custom operand widths, the internal memory stays the fixed 1536 bit, but the bus width is now adjustable to any size below. JonasDC 3679d 04h /
33 default pipeline changed to old version, there seems to be an occasional error with new version. JonasDC 3679d 06h /
32 new systolic pipeline structure now has split pipeline support, tested and verified in simulation. the core now uses this pipeline by default. JonasDC 3679d 07h /
31 put first cell logic of the pipeline in a separate design unit, tested and working JonasDC 3679d 13h /
30 put last cell logic of the pipeline in a separate design unit, tested and working JonasDC 3679d 13h /
29 added software for generation of test input for the tesbenches JonasDC 3680d 02h /
28 updated makefile for new pipeline sources JonasDC 3680d 03h /
27 test input values for multiplier_tb JonasDC 3680d 03h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.