URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] - Rev 60

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
60	generic version of the fifo, not device specific anymore, uses dpram_generic updated comments of RAM templates.	JonasDC	3685d 05h	/
59	added templates that correctly infer RAM, for dual port en true dual port RAM added general functions file, (used in the two RAM templates)	JonasDC	3685d 05h	/
58	made fifo full a warning	JonasDC	3688d 06h	/
57	new fifo design, is now generic (verified with altera and xilinx) and uses block ram	JonasDC	3688d 06h	/
56	this is a branch to test performance of a new style of ram	JonasDC	3688d 08h	/
55	updated resource usage in comments	JonasDC	3689d 05h	/
54	generic fifo design: correctrly inferred by xilinx and altera	JonasDC	3689d 05h	/
53	correctly inferred ram for altera dual port ram	JonasDC	3689d 12h	/
52	correct inferring of blockram, no additional resources.	JonasDC	3689d 12h	/
51	true dual port ram for xilinx	JonasDC	3689d 13h	/
50	added folder for ram descriptions added experimental simple dual port ram implementation for xilinx	JonasDC	3689d 13h	/
49	First full stable version with documentation. Includes flexible pipeline design, PLB interface and the RAM and FIFO is still using xilinx primitives.	JonasDC	3701d 08h	/
48	Tag of the starting version of the project	JonasDC	3701d 08h	/
47	added documentation for the IP core.	JonasDC	3769d 13h	/
46	chance run_auto port or mod_sim_exp_core to exp_m	JonasDC	3769d 13h	/
45	chance run_auto port or mod_sim_exp_core to exp_m	JonasDC	3769d 13h	/
44	toplevel of the Modular Simultaneous Exponentiation IP core for the PLB interface	JonasDC	3773d 06h	/
43	made the core parameters generics	JonasDC	3773d 06h	/
42	corrected wrong library name for mod_sim_exp_pkg	JonasDC	3779d 14h	/
41	removed deprecated files from version control	JonasDC	3779d 14h	/
40	adjusted core instantiation to new core module name	JonasDC	3787d 18h	/
39	changed files to remove warnings from synthesis last cell logic is simplified because of redundant logic	JonasDC	3788d 05h	/
38	deprecated design files because of new pipeline structure, will be removed shortly	JonasDC	3788d 11h	/
37	changed names of some generics of the multiplier. moved the parameters for the core to the package of the core testbench now uses this parameters to adapt to different bit widths and new systolic pipeline now supports split or single pipeline	JonasDC	3792d 08h	/
36	found bug in new pipeline structure, now working properly. (tested in sim) mod_sim_exp_core uses new flexible pipeline as default.	JonasDC	3793d 04h	/
35	new test values, 1st exponentiation gives error on result with new pipeline commit for test purposes	JonasDC	3793d 07h	/
34	operand memory now supports custom operand widths, the internal memory stays the fixed 1536 bit, but the bus width is now adjustable to any size below.	JonasDC	3793d 08h	/
33	default pipeline changed to old version, there seems to be an occasional error with new version.	JonasDC	3793d 10h	/
32	new systolic pipeline structure now has split pipeline support, tested and verified in simulation. the core now uses this pipeline by default.	JonasDC	3793d 11h	/
31	put first cell logic of the pipeline in a separate design unit, tested and working	JonasDC	3793d 17h	/

Browse

Tools

Subversion Repositories mod_sim_exp

[/] - Rev 60

Filtering Options