OpenCores
URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] - Rev 99

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
99 removed tag, wrong directory tagged JonasDC 3407d 23h /
98 added version 1.0 tag for completeness. This version is the first version that is adapted to the opencores design rules. Also the code is cleaned up. JonasDC 3407d 23h /
97 changes in makefile, and fifo's are now also in mod_sim_exp library JonasDC 3424d 16h /
96 minor makefile update JonasDC 3425d 16h /
95 new control logic for the core, allow for greater frequencies for the multiplier.
changes:
- autorun_cntrl: the bit selection for the exponents is now implemented with a shift register in stead of a mux. credits to Geoffrey Ottoy for new design structure.
- mont_cntrl: gave the databus from and to the RAM more time to settle. data now has 3 clocks to get to its destination.
JonasDC 3425d 16h /
94 BIG update: core now supports different clock speed for the multiplier core, so more performance is posible. currently this version is working in simulation and is being tested on hardware. Changes in this update include:
- changed RAM and memory to support different clocks
- new FIFO that supports dual clock (slightly modified version of generic_fifo's on OpenCores.org)
- parameter C_FIFO_DEPTH is now replace by C_FIFO_AW (address width of the fifo pointers)
- added logic for control signals to cross from one clock domain to another
- updated testbenches and interfaces accordingly
- added log of synthesis of the 2 new fifo's for Xilinx
JonasDC 3438d 12h /
93 Tag for Version 1.4 of The Modular Simulataneous Exponentiation Core. This version adds support for the AXI4-Lite bus interface. JonasDC 3440d 17h /
92 updated documentation with minor interrupt changes of AXI interface JonasDC 3440d 17h /
91 changed interrupt structure of AXI4-Lite interface. Now the interrupt has to be acknowledged by clearing the appropriate interrupt source flag in the control register. JonasDC 3442d 20h /
90 reverted changes from previous revision, updated AXI version with testbench JonasDC 3444d 11h /
89 updated vhdl files so now different clock frequencies are posible for the core and bus interface. JonasDC 3508d 09h /
88 small update on documentation, changed fault in axi control_reg JonasDC 3514d 10h /
87 updated documentation to version 1.4
core now supports the AXI4-Lite bus
JonasDC 3514d 11h /
86 update on previous JonasDC 3514d 11h /
85 changed so that reset now also affects slave register JonasDC 3514d 11h /
84 AXI-Lite interface updated, now tested and verified on Xilinx FPGA
renamed C_DEVICE parameter, because of conflicts with restricted parameter in xilinx XPS
JonasDC 3515d 19h /
83 now using values from mod_sim_exp_pkg instead of direct entity JonasDC 3517d 20h /
82 added first version of axi-lite interface and testbench for basic axi-lite operations, now under test JonasDC 3534d 16h /
81 updated files, now using the components of the mod_sim_exp_pkg instead of direct entity declaration JonasDC 3534d 16h /
80 renamed to version 1.1 to follow the versioning system JonasDC 3544d 10h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.