OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] - Rev 324

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
324 Modified the Open8 version of the multi-channel roll average code to have separate interrupt enables for average and flush operations. Note that the flush status bit should be checked by software prior to use if the Autoflush_On_Reset generic is set TRUE.

Also adding the ROMTAPE entity, which acts as a serial-access ROM for storing strings, arrays, etc. in order to alleviate pressure on the primary program ROM. It is intended for use with loops that load fixed content from ROM.		 jshamlet 603d 03h /
323 Forgot to add files jshamlet 604d 01h /
322 Performance fixes for the LCD interface,
Fixed incorrect entity name for the dual LTC2355 IF,
Added a CPU-accessible 8-channel averager core and FIFO-style ROM		 jshamlet 604d 01h /
321 Fixed issue with parity flag in receiver sticking jshamlet 707d 18h /
320 Inverted flow control signals to match EIA-232 specification jshamlet 709d 21h /
319 Fixed off-by-one error in channel count jshamlet 711d 01h /
318 Added o8_scale_conv.vhd and intdiv.vhd jshamlet 715d 03h /
317 Altered the reinit signal on teh adc128s022.vhd driver to be optional, and removed the "dead" signal from the upper level o8_de0_nano_adc_if.vhd code. jshamlet 728d 23h /
316 More code cleanup and comments,
Removed INT_VECTOR_n constants, as they are superfluous. There are no reasonable situations in which the constants would be altered.		 jshamlet 728d 23h /
315 Added Terasic DE0 Nano ADC interface and rolling averager. jshamlet 729d 00h /
314 Code cleanup and added comments jshamlet 729d 01h /
313 Added all generics to package component jshamlet 729d 03h /
312 Added o8_timer24.vhd as a more flexible alternative to o8_sys_timer_ii.vhd.
Also cleaned up some comments in the HTML documentation		 jshamlet 729d 03h /
311 Updated documentation to reflect generic switch controlling ROR/ROL behavior and the carry bit jshamlet 772d 23h /
310 Added optional DACadv signal to advance the PWM engine using an external signal. This is used to synchronize the DAC with other DACs or for streaming multiple streams across a high-speed serial link. jshamlet 800d 05h /
309 Comment cleanup jshamlet 810d 12h /
308 jshamlet 821d 19h /
307 Fixed comments on o8_version.vhd jshamlet 1029d 04h /
306 Moved REINIT_TASK_TABLE_PTR call to INITIALIZE_TASK_STACK jshamlet 1033d 06h /
305 More code cleanup - rearranged macros and moved stack init to separate macro jshamlet 1033d 06h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.