OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc/] - Rev 282

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
282 Modified the SDLC core transmit states to have consistent naming. jshamlet 1495d 03h /open8_urisc/
281 Added pre-initialization to the dual-port RAM signals. jshamlet 1495d 06h /open8_urisc/
280 Got rid of silly aliases that connected the dual-port memory and the arbitration logic. jshamlet 1495d 07h /open8_urisc/
279 More comment cleanup jshamlet 1496d 04h /open8_urisc/
278 Flattened the SDLC interface to fewer files and eliminated the package file. jshamlet 1496d 22h /open8_urisc/
277 Fixed documentation errors related to flags. The UPP ALU instruction only alters the C flag, not the Z or N flags. This implies that using indexed loads or stores with auto post-increment will potentially alter the C flag. jshamlet 1497d 03h /open8_urisc/
276 More comment fixes jshamlet 1532d 00h /open8_urisc/
275 Fixed a minor comment error. jshamlet 1533d 18h /open8_urisc/
274 Updated comments with more corrections jshamlet 1534d 01h /open8_urisc/
273 Updated comments with corrections jshamlet 1534d 03h /open8_urisc/
272 Updated the HTML documentation to reflect the removed generic. jshamlet 1544d 02h /open8_urisc/
271 Removed deleted generic define. jshamlet 1544d 02h /open8_urisc/
270 Moved CPU internal constants to o8_cpu.vhd and replace the generic that set the RSP direction flag with a constant instead. This removes the need to expose internal architectural flags externally.

Also added a hard-coded version register that takes a major and minor value as bytes using generics. This is a read-only register to the CPU.		 jshamlet 1544d 02h /open8_urisc/
269 Modified the write data path to use separate enumerated states rather than reuse the .reg field to improve performance. jshamlet 1546d 16h /open8_urisc/
268 Added a 16-input external interrupt manager and dedicated SPI tx-only transmitter (for use with DACs, etc.). Also updated the soft-DACs with cleaned up HDL. jshamlet 1546d 17h /open8_urisc/
267 Corrected the file description to indicate this is an example package. jshamlet 1546d 17h /open8_urisc/
266 Accidentally uploaded incorrect example file for Open8_cfg.vhd jshamlet 1546d 17h /open8_urisc/
265 Fixed a bug where "reg" wasn't being initialized with Poly_Init at reset. jshamlet 1639d 01h /open8_urisc/
264 Updated comments jshamlet 1648d 23h /open8_urisc/
263 Fixed a very old bug in the CPU core where autoincrements weren't affecting the upper register in the pair, causing it to loop around the lower 256 bytes. This only affected LDX/LDO, as the proper ALU signals were being generated in STO/STX and UPP. Wow, that bug has been in there for AGES.

Also separated the SDLC TX and RX interrupts so that they could be handled separately.		 jshamlet 1648d 23h /open8_urisc/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.