| Rev |
Log message |
Author |
Age |
Path |
| 211 |
Add custom printf function to reduce program memory footprint (the TI/RH GCC version is huge). Note that this function was created by DJ Delorie ( http://www.delorie.com/ ) |
olivier.girard |
3082d 02h |
/openmsp430/trunk/core/sim/rtl_sim/ |
| 207 |
Simulation now works seamlessly under Linux, OS-X and Windows (Cygwin) |
olivier.girard |
3109d 16h |
/openmsp430/trunk/core/sim/rtl_sim/ |
| 204 |
Fix DMA interface RTL merge problem (defines got wrong values). Fix CDC issue with the timerA (thanks to Johan for catching that). |
olivier.girard |
3213d 16h |
/openmsp430/trunk/core/sim/rtl_sim/ |
| 202 |
Add DMA interface support + LINT cleanup |
olivier.girard |
3220d 16h |
/openmsp430/trunk/core/sim/rtl_sim/ |
| 200 |
Major verificaiton and benchmark update to support both MSPGCC and RedHat/TI GCC toolchains. |
olivier.girard |
3381d 15h |
/openmsp430/trunk/core/sim/rtl_sim/ |
| 192 |
Number of supported IRQs is now configurable to 14 (default), 30 or 62. |
olivier.girard |
3781d 17h |
/openmsp430/trunk/core/sim/rtl_sim/ |
| 186 |
Fixed Hardware Multiplier byte operations bug: http://opencores.org/bug,assign,2247 |
olivier.girard |
4034d 17h |
/openmsp430/trunk/core/sim/rtl_sim/ |
| 180 |
Add new ASIC_CLOCKING configuration option to allow ASIC implementations with FPGA clocking scheme.
Thanks to Sebastien Van Cauwenberghe's contribution :-) |
olivier.girard |
4076d 16h |
/openmsp430/trunk/core/sim/rtl_sim/ |
| 178 |
Update all linker scripts with a simplified version.
Thanks to Mihai M. for this one :-) |
olivier.girard |
4085d 15h |
/openmsp430/trunk/core/sim/rtl_sim/ |
| 175 |
Update hardware breakpoint unit with the followings:
- fixed hardware breakpoint bug with CALL instructions.
- modified data read watchpoint behavior to also trigger with read/modify/write instructions.
- removed unused ports. |
olivier.girard |
4102d 16h |
/openmsp430/trunk/core/sim/rtl_sim/ |
| 154 |
The serial debug interface now supports the I2C protocol (in addition to the UART) |
olivier.girard |
4209d 16h |
/openmsp430/trunk/core/sim/rtl_sim/ |
| 151 |
Add possibility to configure custom Program, Data and Peripheral memory sizes. |
olivier.girard |
4294d 15h |
/openmsp430/trunk/core/sim/rtl_sim/ |
| 149 |
Update simulation regression result parser.
Fixed failing SFR test (due to newer MSPGCC version).
Implement request http://opencores.org/bug,view,2171 (burst accesses through the serial debug interface) |
olivier.girard |
4297d 17h |
/openmsp430/trunk/core/sim/rtl_sim/ |
| 145 |
Add Dhrystone and CoreMark benchmarks to the simulation environment. |
olivier.girard |
4347d 16h |
/openmsp430/trunk/core/sim/rtl_sim/ |
| 142 |
Beautify the linker script examples. |
olivier.girard |
4368d 17h |
/openmsp430/trunk/core/sim/rtl_sim/ |
| 141 |
Update verification environment to support MSPGCC Uniarch (based on GCC 4.5 and later) |
olivier.girard |
4372d 16h |
/openmsp430/trunk/core/sim/rtl_sim/ |
| 138 |
Update simulation scripts to support Cygwin out of the box for Windows users. |
olivier.girard |
4385d 02h |
/openmsp430/trunk/core/sim/rtl_sim/ |
| 134 |
Add full ASIC support (low-power modes, DFT, ...).
Improved serial debug interface reliability. |
olivier.girard |
4416d 16h |
/openmsp430/trunk/core/sim/rtl_sim/ |
| 128 |
Fixed CALL x(SR) bug (see Bugtracker http://opencores.org/bug,view,2111 ) |
olivier.girard |
4513d 16h |
/openmsp430/trunk/core/sim/rtl_sim/ |
| 122 |
Add coverage report generation (NCVERILOG only)
Add support for the ISIM Xilinx simulator. |
olivier.girard |
4585d 16h |
/openmsp430/trunk/core/sim/rtl_sim/ |
