OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] - Rev 465

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
465 ORPSoC SPI flash load Makefile and README updates. julius 5244d 00h /openrisc/
464 More ORPmon updates. julius 5244d 01h /openrisc/
463 ORPmon update julius 5244d 03h /openrisc/
462 ORPSoC SystemC wrapper updates, monitor output more similar to or1ksim.

RAM models updated.		 julius 5244d 08h /openrisc/
461 Updated to be much stricter about usage. jeremybennett 5246d 04h /openrisc/
460 Merged in changes from Jeremy to Ethernet, updated documentation of tests, added l.nop 8 and l.nop 9 opcodes to turn tracing on and off. Updated documentation to cover l.nop opcodes. jeremybennett 5246d 05h /openrisc/
459 Add option to bld-all.sh to explicitly set control load of make, and fix typos. julius 5246d 11h /openrisc/
458 or1ksim testsuite updates julius 5247d 09h /openrisc/
457 or1ksim - couple of ethernet peripheral updates, fixup of ethernet regression test so all tests pass again. julius 5256d 00h /openrisc/
456 ORPSoCv2 or1200 - SPRs module format and comment update. Or1200 monitor Verilog now displays report and exit l.nops to stdout by default. julius 5256d 01h /openrisc/
455 Updated to support threads. Does require thread debugging enabled in uClibc. jeremybennett 5260d 03h /openrisc/
454 Updated to incorporate pthreads for Linux tool chain. jeremybennett 5262d 05h /openrisc/
453 Updates to support constructor/destructor initialization for uClibc. jeremybennett 5262d 16h /openrisc/
452 Update to define __UCLIBC__ when using the uClibc tool chain. jeremybennett 5263d 00h /openrisc/
451 More tidying up. jeremybennett 5266d 20h /openrisc/
450 Simplified (and hopefully more reliable) Ethernet MAC/PHY. jeremybennett 5267d 00h /openrisc/
449 ORPSoC - or1200_monitor.v additions enabling new experimental execution checks.

Replace use of "clean-all" with "distclean" as make rule to clean things.		 julius 5268d 20h /openrisc/
448 Changed or32 to openrisc as Linux architecture name. jeremybennett 5269d 06h /openrisc/
447 Updates to register order. jeremybennett 5270d 00h /openrisc/
446 gdb-7.2 gdbserver updates. julius 5270d 19h /openrisc/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.