OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] - Rev 516

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
516 Tagging the 1.0rc3 release of GCC 4.5.1 for the OpenRISC 1000 jeremybennett 5063d 20h /openrisc/
515 Minor synch with recent changes by Joern. jeremybennett 5063d 20h /openrisc/
514 Changes for version 1.0rc3 for OpenRISC 1000. Various bugs and tests fixed. jeremybennett 5063d 22h /openrisc/
513 Tagging the 1.0rc3 release of GDB 7.2 for the OpenRISC 1000 jeremybennett 5064d 02h /openrisc/
512 Updates for release 1.0rc3 for the OpenRISC 1000. jeremybennett 5064d 02h /openrisc/
511 Tagging the 0.5.1rc1 release of Or1ksim jeremybennett 5065d 01h /openrisc/
510 Updates for release 0.5.1rc1. jeremybennett 5065d 01h /openrisc/
509 Tagging the 0.5.0rc3 release of Or1ksim jeremybennett 5065d 02h /openrisc/
508 Updates for Or1ksim 0.5.0rc3. jeremybennett 5066d 01h /openrisc/
507 Newlib libgloss board support update. Corresponding GCC port changes to support it. julius 5071d 21h /openrisc/
506 ORPSoC or1200 interrupt and syscall generation test julius 5072d 21h /openrisc/
505 OR1200 overflow detection fixup

SPIflash program update

or1200 driver library timer improvement
julius 5072d 21h /openrisc/
504 ORPSoC ALU update with new comparison configuration option, software test for comparisons and register file comment cleanup julius 5089d 17h /openrisc/
503 ORPSoC's or1200 defines fix to indicate we don't actually have I/DMMU invalidate registers. julius 5090d 13h /openrisc/
502 ORPSoC update - or1200, ethmac Xilinx fifos
or1200 in ORPSoC has carry bit, overflow bit, and range exception added and tested. New software tests in ORPSoC library. Ml501 build had ethmac fifos added, and or1200_defines updated to use these new or1200 features by default
julius 5092d 17h /openrisc/
501 ORPSoC or1200 mult/mac/divide unit serial arith bug fixed.
ORPSoC or1200 defines now use serial divide by default
julius 5093d 17h /openrisc/
500 ORPSoC's System C UART model can now accept input from stdin during simulation to drive consoles etc

ML501 simulation makefile update to allow custom ELFs to be specified
julius 5093d 20h /openrisc/
499 ORPSoC OR1200 updates - added l.ext instructions with tests, ammended some MAC bugs, decode stage cleanup julius 5094d 13h /openrisc/
498 or_debug_proxy updates to documentation and Makefile related to latest ftd2xx driver, julius 5096d 02h /openrisc/
497 or_debug_proxy updates julius 5096d 22h /openrisc/
496 ORPSoC ml501 updates - increased frequency, updated documentation julius 5097d 00h /openrisc/
495 ORPSoC adding more accessor functions to Micron SDRAM model. julius 5097d 00h /openrisc/
494 Change to ensure handles ctrl-C correctly with empty line. jeremybennett 5107d 18h /openrisc/
493 ORPSoC VPI JTAG interface, hopefully fix 64-bit machine compile issues. julius 5110d 02h /openrisc/
492 ORPSoC VPI interface for modelsim and documentation update julius 5111d 00h /openrisc/
491 ORPSoC or1200_monitor update. julius 5111d 11h /openrisc/
490 Updates to fix spurious test failures and register scheduling. jeremybennett 5115d 17h /openrisc/
489 ORPSoC sw cleanup. Remove warnings. julius 5120d 23h /openrisc/
488 ORPSoC OR1200 driver - tick timer exception handler reverted to generic - cpu tick function hook used as default in handler table. OR1200 timer demo sw for board added. julius 5121d 00h /openrisc/
487 ORPSoC main software makefile update julius 5123d 22h /openrisc/

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.