OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] - Rev 676

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
676 Add a libgloss definition file for the new ORSoC OpenRISC development board

Signed-off-by: Olof Kindgren <olof at opencores.org>
acked-by: Yann Vernier <yann.vernier at orsoc.se>
olof 4742d 18h /openrisc/
675 FreeRTOSV6.1.1
Source cleanup
Add redzone beyond the stack pointer
filepang 4765d 05h /openrisc/
674 or1200: Fix for Bug 76 - Incorrect unsigned integer less-than compare with COMP3 option enabled julius 4768d 19h /openrisc/
673 Multiple 64-bit fixes (mostly sign and size of constants). Fix bug #1. yannv 4801d 14h /openrisc/
672 ORPSoC: Fix Bug 76 - Incorrect unsigned integer less-than compare with COMP3 option enabled

OR1200 RTL fix and software test added.
julius 4805d 06h /openrisc/
671 ORPSoC: Fix for Bug 75 - or1200-except and or1200-ticksyscall regression tests failing due to change in memory model julius 4805d 06h /openrisc/
670 Changing bugurl as we have bugzilla now olof 4805d 10h /openrisc/
669 FreeRTOSV6.1.1
source cleanup, delete uncecessary code
filepang 4808d 14h /openrisc/
668 FreeRTOSV6.1.1
add missing 'make clean' in make script
filepang 4809d 05h /openrisc/
667 Corrected ITLB/DTLB values according to the arch spec.
This partially fixes bug #58
olof 4810d 10h /openrisc/
666 FreeRTOSV6.1.1
minimal set of standard demo task is working
filepang 4811d 13h /openrisc/
665 FreeRTOSV6.1.1
fix context save/restore stack size bug
remove unnecessary line
filepang 4811d 14h /openrisc/
664 FreeRTOSV6.1.1
modify processor abstraction layer.
now,all tasks are running in supervisor mode
filepang 4811d 14h /openrisc/
663 Fix compatibility problems with GCC 4.6.1. Fix a bug with hardware floating point in GCC. jeremybennett 4815d 09h /openrisc/
662 minor corrections to clean simulation files paknick 4831d 11h /openrisc/
661 added makefile for icarus simulation paknick 4831d 11h /openrisc/
660 updated makefiles for simulation with altera ordb2a-ep4ce22 paknick 4831d 13h /openrisc/
659 Fixed longjmp hal implementation skrzyp 4833d 18h /openrisc/
658 example configuration uses RAM startup skrzyp 4851d 15h /openrisc/
657 test generation fixed skrzyp 4851d 17h /openrisc/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.