OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] - Rev 490

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
470 ORPSoC OR1200 crt0 updates. julius 5182d 13h /openrisc/trunk/
469 newlib update - added zeroing of r0 to crt0.S julius 5183d 14h /openrisc/trunk/
468 ORPSoC update:
Added USER_ELF and USER_VMEM options to reference design simulation scripts.
Changed use of absolute BOARD_PATH variable to simply BOARD relative to board path
ML501's board.h bootrom default now boot from SPI		 julius 5183d 14h /openrisc/trunk/
467 ORPmon - bug fixes and clean up. julius 5184d 11h /openrisc/trunk/
466 ORPSoC updates:
Add new test to determine processor's capabilities.
Fix up typo in example in spiflash app README		 julius 5184d 17h /openrisc/trunk/
465 ORPSoC SPI flash load Makefile and README updates. julius 5185d 07h /openrisc/trunk/
464 More ORPmon updates. julius 5185d 08h /openrisc/trunk/
463 ORPmon update julius 5185d 11h /openrisc/trunk/
462 ORPSoC SystemC wrapper updates, monitor output more similar to or1ksim.

RAM models updated.		 julius 5185d 16h /openrisc/trunk/
461 Updated to be much stricter about usage. jeremybennett 5187d 11h /openrisc/trunk/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.