Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1200/] [rtl/] [verilog/] [or1200_top.v] - Rev 868


Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
868 Declare du_flush_pipe in or1200_top

Signed-off-by: Olof Kindgren <olof at>
olof 2078d 01h /openrisc/trunk/or1200/rtl/verilog/or1200_top.v
859 Execute trapped instruction after breakpoint is removed

Closes bug #104

When the instruction replaced by a trap instruction is restored by the
debugger, this instruction is not executed.

Proposed solution:

- Checked for a debug unstall condition plus a trap condition in
or1200_du(dbg_stall && |except_stop).

- Then, when this event occur, flush the entire pipeline (in or1200_ctrl) and
set the pc to npc in or1200_genpc(which is equal to the trapped instruction

Signed-off-by: Franck Jullien <crevars at>
acked-by: Olof Kindgren <olof at>
olof 2522d 12h /openrisc/trunk/or1200/rtl/verilog/or1200_top.v
813 or1200: Set correct PC after reset when parameter boot_adr is used

Signed-off-by: Olof Kindgren <>
Acked-by: Julius Baxter <>
olof 2804d 15h /openrisc/trunk/or1200/rtl/verilog/or1200_top.v
679 Allow setting the boot address as an external
parameter. If no parameter is used, the value
from OR1200_BOOT_ADR will be used

Signed-off-by: Olof Kindgren <>
Acked-by: Julius Baxter <>
olof 3007d 14h /openrisc/trunk/or1200/rtl/verilog/or1200_top.v
481 OR1200 Update. RTL and spec. julius 3414d 05h /openrisc/trunk/or1200/rtl/verilog/or1200_top.v
364 OR1200 passes verilator lint. Mainly fixes to widths, and all case statements
altered to casez and Xs changed to ?s.

OR1200 PIC default width back to 31 (was accidentally changed to ORPSoC's 20
last checkin)

OR1200 spec updated to version 0.9, various updates.

OR1200 in ORPSoC and main OR1200 in sync, only difference is defines.
julius 3542d 14h /openrisc/trunk/or1200/rtl/verilog/or1200_top.v
258 Big OR1200 update - FPU, data cache write-back added, spec updated, ODT format doc now main one, default config set to both caches 8K, all integer arithmetic, FPU off julius 3555d 08h /openrisc/trunk/or1200/rtl/verilog/or1200_top.v
185 Adding single precision FPU to or1200, initial checkin, not fully tested yet julius 3605d 16h /openrisc/trunk/or1200/rtl/verilog/or1200_top.v
142 added OpenRISC version rel3 marcus.erlandsson 3616d 20h /openrisc/trunk/or1200/rtl/verilog/or1200_top.v
10 or1200 added from or1k subversion repository unneback 4018d 00h /openrisc/trunk/or1200/rtl/verilog/or1200_top.v

powered by: WebSVN 2.1.0

© copyright 1999-2020, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.