OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1200] - Rev 808

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
808 OR1200: Add DSX bit support to SR.

Updated documentation, revision is now 13.

http://bugzilla.opencores.org/bugzilla4/show_bug.cgi?id=85		 julius 4687d 23h /openrisc/trunk/or1200
806 OR1200: Fix for bug 90

http://bugzilla.opencores.org/bugzilla4/show_bug.cgi?id=90		 julius 4688d 00h /openrisc/trunk/or1200
804 OR1200: Fix for bug 91

http://bugzilla.opencores.org/bugzilla4/show_bug.cgi?id=91		 julius 4688d 00h /openrisc/trunk/or1200
802 OR1200: Fix for bug 88

http://bugzilla.opencores.org/bugzilla4/show_bug.cgi?id=88		 julius 4693d 05h /openrisc/trunk/or1200
794 ORPSoC, or1200: split out or1200_fpu_intfloat_conv_except module into own file

Fixes lint warnings.		 julius 4726d 15h /openrisc/trunk/or1200
788 or1200: Patch from R Diez to remove l.cust5 signal from a sensitivty list when it's not defined.

Signed-off-by: R Diez <rdiezmail-openrisc@yahoo.de>
Acked-by: Julius Baxter <juliusbaxter@gmail.com>		 julius 4751d 05h /openrisc/trunk/or1200
679 Allow setting the boot address as an external
parameter. If no parameter is used, the value
from OR1200_BOOT_ADR will be used

Signed-off-by: Olof Kindgren <olof@opencores.org>
Acked-by: Julius Baxter <juliusbaxter@gmail.com>		 olof 4775d 05h /openrisc/trunk/or1200
674 or1200: Fix for Bug 76 - Incorrect unsigned integer less-than compare with COMP3 option enabled julius 4817d 13h /openrisc/trunk/or1200
647 or1200: update documentation to go with recent rtl commits julius 4938d 04h /openrisc/trunk/or1200
645 or1200: Specification document source now in asciidoc format. ODT and MS Word format documents deprecated, PDF regenerated julius 4956d 03h /openrisc/trunk/or1200
644 or1200: the infamous l.rfe fix, and bug fix for when multiply is disabled julius 4956d 04h /openrisc/trunk/or1200
643 or1200: new ALU comparision implementation option, TLB invalidate register indicated as not present, multiply overflow detection bug fix julius 4956d 04h /openrisc/trunk/or1200
642 or1200: add carry, overflow bits, and range exception julius 4956d 04h /openrisc/trunk/or1200
641 or1200: fix serial multiply/divide bug julius 4956d 04h /openrisc/trunk/or1200
640 or1200: add l.ext instructions, fix a MAC bug julius 4956d 04h /openrisc/trunk/or1200
639 or1200: or1200_dpram.v change task set_gpr to function julius 4956d 04h /openrisc/trunk/or1200
481 OR1200 Update. RTL and spec. julius 5181d 20h /openrisc/trunk/or1200
431 Updated and move OR1200 supplementary manual.

or_debug_proxy GDB RSP interface fix.

ORPSoC S/W and makefile updates.		 julius 5238d 06h /openrisc/trunk/or1200
401 Fixing find first one (ff1) and find last one (fl1) support in OR1200.

Updated documentation, adding missing l.ff1 and l.fl1 opcodes to supported
instructions table.		 julius 5260d 09h /openrisc/trunk/or1200
364 OR1200 passes verilator lint. Mainly fixes to widths, and all case statements
altered to casez and Xs changed to ?s.

OR1200 PIC default width back to 31 (was accidentally changed to ORPSoC's 20
last checkin)

OR1200 spec updated to version 0.9, various updates.

OR1200 in ORPSoC and main OR1200 in sync, only difference is defines.		 julius 5310d 05h /openrisc/trunk/or1200

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.