OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] - Rev 787

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
457 or1ksim - couple of ethernet peripheral updates, fixup of ethernet regression test so all tests pass again. julius 5168d 23h /openrisc/trunk/or1ksim/
451 More tidying up. jeremybennett 5179d 19h /openrisc/trunk/or1ksim/
450 Simplified (and hopefully more reliable) Ethernet MAC/PHY. jeremybennett 5179d 22h /openrisc/trunk/or1ksim/
443 Work in progress on more efficient Ethernet. jeremybennett 5185d 03h /openrisc/trunk/or1ksim/
442 OR1Ksim - adding trace controlability by SIGUSR1 signal. julius 5185d 17h /openrisc/trunk/or1ksim/
440 Updated documentation to describe new Ethernet usage. jeremybennett 5186d 19h /openrisc/trunk/or1ksim/
437 Or1ksim - ethernet peripheral update, working much better. julius 5194d 13h /openrisc/trunk/or1ksim/
436 Or1ksim ethernet TAP updates. Ethernet test still failing. julius 5195d 13h /openrisc/trunk/or1ksim/
434 Work in progress with new Ethernet TUN/TAP interface. jeremybennett 5198d 19h /openrisc/trunk/or1ksim/
433 New single program interrupt test programs. jeremybennett 5199d 22h /openrisc/trunk/or1ksim/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.