OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [doc/] - Rev 433

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
127 New config option to allow l.xori with unsigned operand. jeremybennett 5483d 05h /openrisc/trunk/or1ksim/doc/
124 Overflow handling now in line with architecture manual. Tests added. jeremybennett 5484d 01h /openrisc/trunk/or1ksim/doc/
123 Implementation of l.mfspr and l.mtspr corrected to use bitwise OR rather than addition. Associated tests added. jeremybennett 5484d 05h /openrisc/trunk/or1ksim/doc/
121 Adds exception handling to l.jalr and l.jr. Adds appropriate tests. jeremybennett 5485d 01h /openrisc/trunk/or1ksim/doc/
118 New tests of multiply. Improved tests of exception handling for addition and division. Improvements to instruction testing library. jeremybennett 5485d 22h /openrisc/trunk/or1ksim/doc/
116 Updated to fix l.maci and add tests for l.mac, l.maci, l.macrc and l.msb. Fixed bugs in the old Or1ksim mul test at the same time. jeremybennett 5488d 01h /openrisc/trunk/or1ksim/doc/
112 Tidy ups to Ethernet test fixes. new tests for l.add. Fixes so l.add computes overflow correctly, and generates a range exception if the the OVE bit is set in the supervision register. jeremybennett 5490d 01h /openrisc/trunk/or1ksim/doc/
110 or1ksim make check should work without a libc in the or32-elf tools julius 5491d 02h /openrisc/trunk/or1ksim/doc/
107 New instruction set testing infrastructure. Fix for l.div/li.divu (Bug 1770) and tests for that bug. jeremybennett 5493d 02h /openrisc/trunk/or1ksim/doc/
104 Candidate release 0.4.0rc4 jeremybennett 5496d 09h /openrisc/trunk/or1ksim/doc/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.