OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] - Rev 550

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
495 ORPSoC adding more accessor functions to Micron SDRAM model. julius 5125d 04h /openrisc/trunk/orpsocv2/
493 ORPSoC VPI JTAG interface, hopefully fix 64-bit machine compile issues. julius 5138d 06h /openrisc/trunk/orpsocv2/
492 ORPSoC VPI interface for modelsim and documentation update julius 5139d 04h /openrisc/trunk/orpsocv2/
491 ORPSoC or1200_monitor update. julius 5139d 15h /openrisc/trunk/orpsocv2/
489 ORPSoC sw cleanup. Remove warnings. julius 5149d 03h /openrisc/trunk/orpsocv2/
488 ORPSoC OR1200 driver - tick timer exception handler reverted to generic - cpu tick function hook used as default in handler table. OR1200 timer demo sw for board added. julius 5149d 04h /openrisc/trunk/orpsocv2/
487 ORPSoC main software makefile update julius 5152d 02h /openrisc/trunk/orpsocv2/
486 ORPSoC updates, mainly software, i2c driver julius 5152d 02h /openrisc/trunk/orpsocv2/
485 ORPSoC updates - or1200 monitor now has separate defines file, ethmac updates to fifos and wishbone IF, board.h changes for UART (may propegate to other drivers with multiple cores, we'll see), crt0.S for or1200 now zeros all registers on reset, adding own ethernet tests for ML501 julius 5156d 06h /openrisc/trunk/orpsocv2/
480 ORPSoC updates - ml501 project cleanups, DDR2 cache bug fixes. julius 5173d 11h /openrisc/trunk/orpsocv2/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.