OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] - Rev 57

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
57 ORPSoC execution logs created by event sim and cycle accurate should now be equivalent. Changed some of the rule names in orpsoc main makefile to make all rules use hyphens instead of underscores between words julius 5691d 07h /
56 adding generic pll model to orpsoc julius 5699d 09h /
55 Added modelsim support to makefile. Moved buffer libraries to sensible place. Removed a lot of junk julius 5701d 23h /
54 wb_conbus wishbone arbiter now in orpsocv2 instead of synthesized netlist julius 5712d 06h /
53 Fixed incorrect commandline option for ORPSoC and main makefile setting julius 5730d 07h /
52 ORPSoC update - ability to dump part or all of SRAM contents at the end of simulation julius 5731d 03h /
51 ORPSoCv2 updates: cycle accurate profiling, ELF loading julius 5745d 05h /
50 Adding or32_funcs.S julius 5745d 09h /
49 Lots of ORPSoC Updates. Cycle accurate model update. Enabled block read from CPU via debug interface. SMII interface same as devboard but may be broken in sim now. Makefile update julius 5763d 23h /
48 Adds an initialization to keep GCC happy in jp1_ll_read_jp1. jeremybennett 5764d 02h /
47 debug proxy speed increase, block transfers possible with cpu aslong as dbg_interface has appropriate change, usb chip reinit function, changed some of the retry code in the usb transfer functions julius 5773d 10h /
46 debug interfaces now support byte and non-aligned accesses from gdb julius 5779d 10h /
45 Orpsoc eth test fix and script error message update julius 5786d 10h /
44 New SystemC model monitoring functions, ethernet PHY model and test sw, smii decoder for ethernet PHY, various makefile upgrades julius 5815d 10h /
43 Couple of fixes to ORPSoC, new linux patch version in toolchain script julius 5839d 07h /
42 Fixed ORPSoCv2 VCD dumping and UART output in cycleaccurate model julius 5855d 03h /
41 Update to or1k top julius 5858d 05h /
40 Added GDB server to verilog simulation via VPI and make target to build and run this model julius 5859d 10h /
39 Adding OR debug proxy a makefile tweak for uClibc and toolchain install script update julius 5863d 10h /
38 Adding binutils, gcc, uClibc patched source and patches julius 5873d 10h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.