OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] - Rev 62

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
62 This material is part of the separate website downloads directory. jeremybennett 5525d 14h /
61 The build directory should not be part of the SVN configuration. jeremybennett 5525d 14h /
60 Mark Jarvin's patches to support Mac OS X (Snow Leopard). jeremybennett 5532d 08h /
59 Toolchain install script gcc patch change and gdb configure change julius 5553d 08h /
58 ORPSoC2 update - added fpu and implemented in processor, also some sw tests for it, makefile for event sims cleaned up julius 5556d 07h /
57 ORPSoC execution logs created by event sim and cycle accurate should now be equivalent. Changed some of the rule names in orpsoc main makefile to make all rules use hyphens instead of underscores between words julius 5561d 10h /
56 adding generic pll model to orpsoc julius 5569d 13h /
55 Added modelsim support to makefile. Moved buffer libraries to sensible place. Removed a lot of junk julius 5572d 03h /
54 wb_conbus wishbone arbiter now in orpsocv2 instead of synthesized netlist julius 5582d 10h /
53 Fixed incorrect commandline option for ORPSoC and main makefile setting julius 5600d 11h /
52 ORPSoC update - ability to dump part or all of SRAM contents at the end of simulation julius 5601d 07h /
51 ORPSoCv2 updates: cycle accurate profiling, ELF loading julius 5615d 09h /
50 Adding or32_funcs.S julius 5615d 13h /
49 Lots of ORPSoC Updates. Cycle accurate model update. Enabled block read from CPU via debug interface. SMII interface same as devboard but may be broken in sim now. Makefile update julius 5634d 03h /
48 Adds an initialization to keep GCC happy in jp1_ll_read_jp1. jeremybennett 5634d 06h /
47 debug proxy speed increase, block transfers possible with cpu aslong as dbg_interface has appropriate change, usb chip reinit function, changed some of the retry code in the usb transfer functions julius 5643d 14h /
46 debug interfaces now support byte and non-aligned accesses from gdb julius 5649d 14h /
45 Orpsoc eth test fix and script error message update julius 5656d 14h /
44 New SystemC model monitoring functions, ethernet PHY model and test sw, smii decoder for ethernet PHY, various makefile upgrades julius 5685d 13h /
43 Couple of fixes to ORPSoC, new linux patch version in toolchain script julius 5709d 10h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.