OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] - Rev 678

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
678 added credits skrzyp 4768d 12h /
677 atlys: add 2-clock synchronizer chain for ddr2_calib_done

The signal ddr2_calib_done signal comes from the ddr2 clock domain,
while wb_req is treating it as if it came from wb_clk domain. As a
result the timing analysis tool assumed a worst case scenario of 5ns
between the two domains and the results were miserable.

While we can argue that this is a multi-cycle path, the fact is that
ddr2_calib_done feeds into multiple logic sinks and can potentially
cause meta-stability issue in the design. The solution is to add a
2-clock meta-stability filter to address both the timing problems and
the meta-stability concern.

Signed-off-by: Jason Zheng <jxzheng@gmail.com>
Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>
Acked-by: Olof Kindgren <olof.kindgren@orsoc.se>
stekern 4776d 10h /
676 Add a libgloss definition file for the new ORSoC OpenRISC development board

Signed-off-by: Olof Kindgren <olof at opencores.org>
acked-by: Yann Vernier <yann.vernier at orsoc.se>
olof 4784d 16h /
675 FreeRTOSV6.1.1
Source cleanup
Add redzone beyond the stack pointer
filepang 4807d 04h /
674 or1200: Fix for Bug 76 - Incorrect unsigned integer less-than compare with COMP3 option enabled julius 4810d 17h /
673 Multiple 64-bit fixes (mostly sign and size of constants). Fix bug #1. yannv 4843d 13h /
672 ORPSoC: Fix Bug 76 - Incorrect unsigned integer less-than compare with COMP3 option enabled

OR1200 RTL fix and software test added.
julius 4847d 04h /
671 ORPSoC: Fix for Bug 75 - or1200-except and or1200-ticksyscall regression tests failing due to change in memory model julius 4847d 04h /
670 Changing bugurl as we have bugzilla now olof 4847d 08h /
669 FreeRTOSV6.1.1
source cleanup, delete uncecessary code
filepang 4850d 12h /
668 FreeRTOSV6.1.1
add missing 'make clean' in make script
filepang 4851d 03h /
667 Corrected ITLB/DTLB values according to the arch spec.
This partially fixes bug #58
olof 4852d 09h /
666 FreeRTOSV6.1.1
minimal set of standard demo task is working
filepang 4853d 12h /
665 FreeRTOSV6.1.1
fix context save/restore stack size bug
remove unnecessary line
filepang 4853d 12h /
664 FreeRTOSV6.1.1
modify processor abstraction layer.
now,all tasks are running in supervisor mode
filepang 4853d 12h /
663 Fix compatibility problems with GCC 4.6.1. Fix a bug with hardware floating point in GCC. jeremybennett 4857d 07h /
662 minor corrections to clean simulation files paknick 4873d 09h /
661 added makefile for icarus simulation paknick 4873d 09h /
660 updated makefiles for simulation with altera ordb2a-ep4ce22 paknick 4873d 12h /
659 Fixed longjmp hal implementation skrzyp 4875d 16h /
658 example configuration uses RAM startup skrzyp 4893d 13h /
657 test generation fixed skrzyp 4893d 15h /
656 orpsoc: cfi_ctrl software driver fix to allow compilation when it's not used julius 4898d 06h /
655 ORPSoC: add CFI flash controller to ml501, sw driver, tests, app, documentation julius 4898d 06h /
654 added eCos-3.0 port skrzyp 4899d 11h /
653 Make gdb link to or1ksim's libsim last, so wrapper works yannv 4906d 12h /
652 Fix make compile.tcl for actel backend yannv 4906d 13h /
651 ORPSoC: The ability to use a free/gimped version of Modelsim was restricted to
the reference build's scripts. This patch adds support for it to the
scripts for the board builds as well.

Signed-off-by: Julius Baxter <julius at opencores.org>
acked-by: Stefan Kristiansson <stefan.kristiansson at saunalahti.fi>
julius 4911d 08h /
650 ORPSoC: documentation update to fix explanation of Xilinx environment setup, add section for Atlys board, various cleanups julius 4912d 06h /
649 porting some of standard demo tasks

fix serial port(UART) interrupt handler
filepang 4928d 11h /

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.