OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] - Rev 425

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
425 ORPSoC update:

GDB servers in VPI and System C model updated to deal with
packets gdb-7.2 sends.

Documentation updated.

Reference design tests can now be run in or1ksim (added rule
to sim/bin/Makefile). or1200-except doesn't appear to work
as illegal instruction error isn't causing jump to vector.

Updated Or1200 tests to report test success value and then
exit with value 0.
julius 5141d 00h /
424 C++ library, needed for C++ compiler. jeremybennett 5141d 10h /
423 Minor typo fixed. jeremybennett 5141d 13h /
422 Separates out --force actions, so only build dirs corresponding to targets being built are blown away. jeremybennett 5141d 13h /
421 Fixing some typos in bld-all.sh's --help printout and changed all
"cd .." lines to "cd -".
julius 5144d 11h /
420 New feature to trace instructions (option --trace). Manual updated to match. jeremybennett 5146d 09h /
419 ORPmon: Fixed interrupt routines in reset.S so they are compatible with new
GCC port (skip over redzone).
Added some defines to easily switch what is done when an error vector
is executed.
Added ability to print out EPCR when crashing.
Changed linker script back to one which doesn't skip over holes in SPI
flash memories.
julius 5146d 12h /
418 Or1ksim - adding new option when configuring memories, "exitnops" julius 5146d 12h /
417 ORPSoC re-adding doc automake files, this time not symlinks julius 5149d 08h /
416 ORPSoC doc cleanup - removing symlinks from automake'd docs build path julius 5149d 08h /
415 ORPSoC - ML501 update, working again.
Documentation update including information on ML501 build
OR1200 updates to do with instruction cache tag signal when
invalidate instruction used.
Added ability to define address to pass to SPI flash when
booting.
Added SPI sw test for board which allows inspection of
data in a flash.
julius 5149d 09h /
414 Updates to add -mredzone and improved GCC optimizations. jeremybennett 5150d 04h /
413 Fixed to combined bug in the assembler and linker. jeremybennett 5151d 06h /
412 ORPSoC update - Rearranged Xilinx ML501, simulations working again. julius 5152d 22h /
411 Improved ethmac testbench and software.

Renamed some OR1200 library functions to be more generic.

Fixed bug with versatile_mem_ctrl for Actel board.

Added ability to simulate gatelevel modules alongside RTL modules
in board build.
julius 5153d 10h /
410 ORPSoC: Adding README in root explaining how to build documentation, and
documentation fixup so it builds properly again.
julius 5154d 10h /
409 ORPSoC: Renamed eth core to ethmac (correct name), added drivers for it.
Updated ethernet MAC's instantiation in ORDB1A3PE1500 board build.
Updated documentation.
julius 5154d 10h /
408 ORPSoC update - adding support for ORSoC development board, many changes, documentation update, too. julius 5154d 22h /
407 Update or1ksim version in toolchain script to rc2 julius 5155d 01h /
406 ORPmon indented files, bus, align and instruction errors vectors printf and reboot julius 5155d 02h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.