OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_1/] - Rev 1765

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5496d 17h /or1k/tags/rel_1/
896 This commit was manufactured by cvs2svn to create tag 'rel_1'. 7927d 17h /tags/rel_1/
895 Added simple trace buffer [only for Xilinx Virtex target]. Fixed instruction fetch abort when new exception is recognized. lampret 7927d 17h /trunk/
894 Typing mistake fixed. simons 7929d 15h /trunk/
893 Ethernet tested on xess board. simons 7929d 15h /trunk/
891 eth_ledc not positioned correctly. Fixed. mohor 7929d 16h /trunk/
890 Ethernet RXD pins were not positioned correctly. mohor 7929d 16h /trunk/
889 Modified Ethernet model. ivang 7929d 21h /trunk/
888 LCD 320x240 configuration added. simons 7930d 14h /trunk/
887 Some additional instructions fixes. simons 7931d 00h /trunk/
886 MMU registers reserved fields protected from writing. simons 7931d 23h /trunk/
885 Some incorrect instructions fixed. simons 7932d 02h /trunk/
884 code cleaning - a lot of global variables moved to runtime struct markom 7932d 05h /trunk/
883 cuc updated, cuc prompt parsing; CSM analysis markom 7933d 00h /trunk/
882 Routine for adjusting read and write delay for devices added. simons 7935d 03h /trunk/
881 Normally uart rx and tx files should be in the current folder. mohor 7935d 19h /trunk/
880 Library should not be erased during clean. mohor 7935d 20h /trunk/
879 Initial version of OpenRISC Custom Unit Compiler added markom 7937d 23h /trunk/
878 first release of atabug rherveille 7939d 16h /trunk/
877 ata beta release rherveille 7939d 16h /trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.