URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] - Rev 1765

Rev	Log message	Author	Age	Path
1765		root	5522d 19h	/or1k/tags/stable_0_2_0_rc2/
1611	This commit was manufactured by cvs2svn to create tag 'stable_0_2_0_rc2'.		6723d 04h	/tags/stable_0_2_0_rc2/
1610	Update ChangeLog	nogj	6723d 04h	/trunk/
1609	0.2.0-rc2 release	nogj	6723d 05h	/trunk/
1608	Avoid scheduleing too many jobs, potentially underflowing the scheduler stack	nogj	6723d 23h	/trunk/
1607	Don't drop cycles from the scheduler	nogj	6723d 23h	/trunk/
1606	fix uninitialized reads	phoenix	6724d 04h	/trunk/
1605	Execute l.ff1 instruction	nogj	6731d 00h	/trunk/
1604	Fix dumphex/dumpverilog to not do unaligned memory access	nogj	6731d 00h	/trunk/
1603	Accept EM_OPENRISC as a valid machine	nogj	6732d 04h	/trunk/
1602	Corrected description of l.sfXXui (arch manual had a wrong description compared to behavior implemented in or1ksim/gcc/or1200). Removed Atomicity chapter.	lampret	6733d 02h	/trunk/
1601	fixed description of l.sfXXXi	lampret	6733d 02h	/trunk/
1600	Corrected mistake in pin assignation due to typo error in RC203 manual	jcastillo	6741d 03h	/trunk/
1599	Corrected Syn Script to add MMU memories	jcastillo	6741d 10h	/trunk/
1598	Handle ethernet addresses as an address and not as an int	nogj	6743d 01h	/trunk/
1597	Fix parsing the destination register	nogj	6743d 01h	/trunk/
1596	Fix handling of eof in the sim cli	nogj	6743d 01h	/trunk/
1595	Add default immu/dmmu page size	nogj	6743d 02h	/trunk/
1594	Fix the case of is_power2(0)	nogj	6743d 02h	/trunk/
1593	Don't kill sim on second ctrl+c if the cli prompt has already been shown	nogj	6743d 02h	/trunk/