OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [or1200/] - Rev 1765

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5519d 06h /or1k/trunk/or1200/
1736 See OR1200_MAC_SHIFTBY in or1200_defines.v for explanation of the change. Since now no more 28 bits shift for l.macrc insns however for backward compatbility it is possible to set arbitry number of shifts. lampret 6586d 04h /trunk/or1200/
1583 First Import jcastillo 6757d 18h /trunk/or1200/
1582 Added support for RAMB16 Xilinx4/Spartan3 primitives jcastillo 6757d 18h /trunk/or1200/
1339 revert to the old l.sfxxi behavior phoenix 7036d 18h /trunk/or1200/
1337 du_hwbkpt disabled when debug unit not implemented andreje 7042d 20h /trunk/or1200/
1336 sign/zero extension for l.sfxxi instructions corrected andreje 7042d 20h /trunk/or1200/
1335 flag for l.cmov instruction added andreje 7042d 20h /trunk/or1200/
1334 l.ff1 and l.cmov instructions added andreje 7042d 20h /trunk/or1200/
1293 Non-functional changes. Coding style fixes. lampret 7255d 11h /trunk/or1200/
1292 GPR0 hardwired to zero. lampret 7255d 11h /trunk/or1200/
1291 Changed behavior of the simulation generic models lampret 7255d 11h /trunk/or1200/
1288 By default l.cust5 insns are disabled lampret 7285d 09h /trunk/or1200/
1284 Added some l.cust5 custom instructions as example lampret 7285d 09h /trunk/or1200/
1273 Add support for 512B instruction cache. simont 7316d 18h /trunk/or1200/
1268 Merged branch_qmem into main tree. lampret 7319d 20h /trunk/or1200/
1267 Merged branch_qmem into main tree. lampret 7319d 21h /trunk/or1200/
1228 Exception prefix configuration changed to match branch_qmem configuration. simons 7400d 20h /trunk/or1200/
1211 New wb_biu for iwb interface. lampret 7442d 05h /trunk/or1200/
1208 Added useless signal genpc_stop_refetch. lampret 7442d 05h /trunk/or1200/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.