OpenCores
URL https://opencores.org/ocsvn/rtfsimpleuart/rtfsimpleuart/trunk

Subversion Repositories rtfsimpleuart

[/] [rtfsimpleuart/] [trunk/] [rtl/] [verilog/] - Rev 13

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
13 - updated license notice robfinch 3976d 00h /rtfsimpleuart/trunk/rtl/verilog/
12 +BaudX8 mode
!start frame detector - checks 1->0 transition
!frame complectness - frame completes right after center of a frame bit, allows more difference of sender and reciever baud
AlexRayne 3976d 06h /rtfsimpleuart/trunk/rtl/verilog/
7 robfinch 4772d 06h /rtfsimpleuart/trunk/rtl/verilog/
6 robfinch 4772d 06h /rtfsimpleuart/trunk/rtl/verilog/
5 robfinch 4772d 06h /rtfsimpleuart/trunk/rtl/verilog/
4 initial archive robfinch 4772d 06h /rtfsimpleuart/trunk/rtl/verilog/
3 initial archive robfinch 4772d 06h /rtfsimpleuart/trunk/rtl/verilog/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.