OpenCores
URL https://opencores.org/ocsvn/s1_core/s1_core/trunk

Subversion Repositories s1_core

[/] [s1_core/] [trunk/] - Rev 31

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
31 Removed list of formerly dirty signals, to improve waveforms readability. fafa1971 6468d 20h /s1_core/trunk/
30 Added comment for 8 stores to Interrupt Queue Registers that have been removed. fafa1971 6468d 20h /s1_core/trunk/
29 Removed closed bug from todolist. fafa1971 6468d 20h /s1_core/trunk/
28 Before it was empty (getting NOPs by default), now it is the same as the one in
the official OpenSPARC T1 verification environment (mem_RED_EXT_SEC.image_ORIGINAL)
and I just had to remove 8 stores to Interrupt Queues Registers.
fafa1971 6468d 20h /s1_core/trunk/
27 Added "tee" to see output both on screen and saved in the logfile. fafa1971 6468d 21h /s1_core/trunk/
26 Added "tee" commands to see the output both on screen and saved on logfile. fafa1971 6468d 21h /s1_core/trunk/
25 Updated filelists according to the new OpenSPARC 1.4, and add some minor
changes like Stephen Williams's suggestion to use $(S1_ROOT) in the filelists
for Icarus Verilog (he's the author!).
fafa1971 6468d 21h /s1_core/trunk/
24 Fresh files taken from most recent OpenSPARC 1.4. fafa1971 6468d 21h /s1_core/trunk/
23 Fresh file taken from the most recent OpenSPARC 1.4. fafa1971 6468d 21h /s1_core/trunk/
22 Removed files of OpenSPARC 1.3 to later add the 1.4 ones. fafa1971 6468d 21h /s1_core/trunk/
21 Removed files of OpenSPARC 1.3 to later add version 1.4 ones. fafa1971 6468d 21h /s1_core/trunk/
20 Removed all the files of OpenSPARC 1.3 to later add the 1.4 ones. fafa1971 6468d 21h /s1_core/trunk/
19 *** empty log message *** fafa1971 6468d 22h /s1_core/trunk/
18 Changed S1_ROOT to work in home dir, and T1_ROOT to remove version number. fafa1971 6468d 22h /s1_core/trunk/
17 Added reference to original OpenSPARC boot code source file. fafa1971 6469d 03h /s1_core/trunk/
16 Added the 3 new defines to make the design:
- synthesizable for FPGA
- single-threaded
- without the cryptographic SPU unit
fafa1971 6469d 08h /s1_core/trunk/
15 Removed the remove of CVS subdirs... fafa1971 6469d 08h /s1_core/trunk/
14 Now the ACCESSES file perfectly documents the list of instructions fetched
both by the T1 and the S1, and the difference is shown.
To obtain the disassembled code the "disass" tool (under tools/opt) has
been used.
fafa1971 6520d 00h /s1_core/trunk/
13 Added first version of small tool to reverse engineer the boot code used by the T1. fafa1971 6529d 02h /s1_core/trunk/
12 Updated the PCX/CPX fields description with all the info required for debugging. fafa1971 6529d 17h /s1_core/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.