OpenCores
URL https://opencores.org/ocsvn/s1_core/s1_core/trunk

Subversion Repositories s1_core

[/] [s1_core/] [trunk/] - Rev 55

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
55 Nobody remembers why these blackboxed files were required! fafa1971 6402d 15h /s1_core/trunk/
54 Updated filelists fafa1971 6402d 15h /s1_core/trunk/
53 Removed from CVS tree because header file preprocessing is done elsewhere fafa1971 6402d 16h /s1_core/trunk/
52 Updated SPARC Core files from OpenSPARC T1 version 1.4 to version 1.5 fafa1971 6402d 16h /s1_core/trunk/
51 User Chris "gaterocket" corrected a couple of errors for FPGA boards: blocking assignments and two uninitialized variables. fafa1971 6488d 16h /s1_core/trunk/
50 Changed library paths for XST from macrocell to behav. fafa1971 6504d 23h /s1_core/trunk/
49 Now supports 3 versions: S1 Core ME/SE/EE. fafa1971 6512d 00h /s1_core/trunk/
48 Updated with new OpenSPARC 1.4 list fafa1971 6553d 14h /s1_core/trunk/
47 Updated with `define preprocessing for Xilinx XST synthesis fafa1971 6553d 14h /s1_core/trunk/
46 Fresh version from OpenSPARC 1.4 and Icarus define preprocessing fafa1971 6553d 14h /s1_core/trunk/
45 I'm going to remove original OpenSPARC 1.4 files so that I can insert again
the ones with Icarus Verilog preprocessor already applied by update_sparccore
(it seems that Xilinx's XST does NOT support defines at compile time)		 fafa1971 6553d 14h /s1_core/trunk/
44 Embedded `defines into Verilog source since did not find command line option for XST fafa1971 6554d 13h /s1_core/trunk/
43 Added welcome message as a remainder to set paths for tools!=IVerilog fafa1971 6554d 13h /s1_core/trunk/
42 Added support for filelist for Xilinx ISE XST synthesis fafa1971 6554d 13h /s1_core/trunk/
41 Added copy of empty modules upon original SPARC copies fafa1971 6554d 13h /s1_core/trunk/
40 First version of synthesis script for Xilinx ISE XST fafa1971 6554d 13h /s1_core/trunk/
39 Empty modules for cacheless Simply RISC S1 Core fafa1971 6554d 13h /s1_core/trunk/
38 Changed to compile (for now) the boot code. fafa1971 6558d 12h /s1_core/trunk/
37 Memory image coming from the new boot.s fafa1971 6558d 12h /s1_core/trunk/
36 Working boot code!!! fafa1971 6558d 12h /s1_core/trunk/
35 Fixed Assembly comments ("//" had to become "!!"). fafa1971 6558d 12h /s1_core/trunk/
34 This file is useless. fafa1971 6567d 20h /s1_core/trunk/
33 Added inclusion of defines.h in boot.s fafa1971 6568d 12h /s1_core/trunk/
32 First version of cutdown boot code for SPARC V9. fafa1971 6568d 12h /s1_core/trunk/
31 Removed list of formerly dirty signals, to improve waveforms readability. fafa1971 6568d 14h /s1_core/trunk/
30 Added comment for 8 stores to Interrupt Queue Registers that have been removed. fafa1971 6568d 14h /s1_core/trunk/
29 Removed closed bug from todolist. fafa1971 6568d 14h /s1_core/trunk/
28 Before it was empty (getting NOPs by default), now it is the same as the one in
the official OpenSPARC T1 verification environment (mem_RED_EXT_SEC.image_ORIGINAL)
and I just had to remove 8 stores to Interrupt Queues Registers.		 fafa1971 6568d 14h /s1_core/trunk/
27 Added "tee" to see output both on screen and saved in the logfile. fafa1971 6568d 15h /s1_core/trunk/
26 Added "tee" commands to see the output both on screen and saved on logfile. fafa1971 6568d 15h /s1_core/trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.