OpenCores
URL https://opencores.org/ocsvn/s1_core/s1_core/trunk

Subversion Repositories s1_core

[/] [s1_core/] [trunk/] [hdl/] - Rev 91

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
44 Embedded `defines into Verilog source since did not find command line option for XST fafa1971 6415d 21h /s1_core/trunk/hdl/
39 Empty modules for cacheless Simply RISC S1 Core fafa1971 6415d 21h /s1_core/trunk/hdl/
25 Updated filelists according to the new OpenSPARC 1.4, and add some minor
changes like Stephen Williams's suggestion to use $(S1_ROOT) in the filelists
for Icarus Verilog (he's the author!).
fafa1971 6429d 23h /s1_core/trunk/hdl/
24 Fresh files taken from most recent OpenSPARC 1.4. fafa1971 6429d 23h /s1_core/trunk/hdl/
23 Fresh file taken from the most recent OpenSPARC 1.4. fafa1971 6429d 23h /s1_core/trunk/hdl/
22 Removed files of OpenSPARC 1.3 to later add the 1.4 ones. fafa1971 6429d 23h /s1_core/trunk/hdl/
21 Removed files of OpenSPARC 1.3 to later add version 1.4 ones. fafa1971 6430d 00h /s1_core/trunk/hdl/
20 Removed all the files of OpenSPARC 1.3 to later add the 1.4 ones. fafa1971 6430d 00h /s1_core/trunk/hdl/
19 *** empty log message *** fafa1971 6430d 00h /s1_core/trunk/hdl/
12 Updated the PCX/CPX fields description with all the info required for debugging. fafa1971 6490d 19h /s1_core/trunk/hdl/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.