OpenCores
URL https://opencores.org/ocsvn/s6soc/s6soc/trunk

Subversion Repositories s6soc

[/] [s6soc/] - Rev 36

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
36 Many updates to the SPEC, although it's still by no means complete. dgisselq 2874d 20h /s6soc/
35 Minor updates and tweaks, primarily fixing the none_sel signal when the
RTC, scope, or ICAPE interface are not present.
dgisselq 2874d 20h /s6soc/
34 Adjusted this so that the "*.c" files are now archived. Also, I didn't
need archiving of python files, so that extension was removed as well.
dgisselq 2874d 20h /s6soc/
33 Adjusted the defaults, so that more values have defined default values. dgisselq 2874d 20h /s6soc/
32 Removed an undefined value from o_lcd[2] setting. dgisselq 2874d 20h /s6soc/
31 Fixed a bug caught by Verilator. dgisselq 2874d 20h /s6soc/
30 Brings the CPU up to date with the rest of the ZipCPU distribution. dgisselq 2874d 20h /s6soc/
29 A first capability for setting time, dawn, and dusk values using the keypad.
At this point, I now have a minimal capability for actually accomplishing
the entire task. It's not very robust, but if you get lucky it'll work.
dgisselq 2874d 20h /s6soc/
28 Fixed a small lint bug associated with the scope vs the compressed scope. dgisselq 2879d 07h /s6soc/
27 Added a bootloader capability so that pieces of the program may be immediately
loaded into RAM. Further, the custom linker script, cmodram.ld, has been
added to dispatch object files to either FLASH or RAM. Finally, for those
items that were headed to RAM, their support files have been split between
RAM and FLASH code: kernel.c/ksetup.c, syspipe.c/pipesetup.c, etc.
dgisselq 2879d 07h /s6soc/
26 Modified to be able to handle different load from virtual addresses. This
enables the bootloader capability.
dgisselq 2879d 07h /s6soc/
25 Converted timer B to be a non-reloadable watchdog timer. dgisselq 2879d 07h /s6soc/
24 Made the ziptimer autoreload feature a parameter (dis)abled option. dgisselq 2879d 07h /s6soc/
23 Fixed a bug which caused every instruction to be loaded/prefetched twice. dgisselq 2879d 07h /s6soc/
22 Initial version of the ZipOS operating system construct(s). dgisselq 2883d 06h /s6soc/
21 Adds two device drivers: one for the SPI display, and another for the pseudo
device that simulates the Real-Time Clock.
dgisselq 2883d 06h /s6soc/
20 This linker description file acknowledges a .fixdata section which can be
used for debug data upon startup. This allows a startup function to write
all registers out, without destroying them or modifying them on the way.
dgisselq 2883d 06h /s6soc/
19 Addition of dumpuart.cpp to dump the UART transactions to a FILE (method of
debugging the board). FLASHDRVR and ZIPLOAD were also updated to handle
loading ELF files where the code is longer than a single block.
dgisselq 2883d 06h /s6soc/
18 Added a picture of the device pinouts to the specification. dgisselq 2883d 06h /s6soc/
17 Modifications necessary to find some bugs, and to load the flash with an ELF
file.
dgisselq 2883d 06h /s6soc/
16 Bug fix. This release fixes several bugs associated with transitioning from
user mode to supervisor mode while running from flash memory. This also
rewires TIMER-B into a watch-dog timer, and adjusts the LED's to be an
indicator of interrupts and whether or not the CPU has stalled or not as well.
dgisselq 2883d 06h /s6soc/
15 Adds a new program and a new device: doorbell2 and the PmodCLS display. This
also includes a real-time clock simulator--since we couldn't fit it on the
board.
dgisselq 2889d 00h /s6soc/
14 Modified the loader so that it will load even if there are RAM variables
in the load, just as long as they aren't anything but zero. (The startup code,
however, doesn't clear memory to match--so be sure to initialize all variables.)
dgisselq 2889d 00h /s6soc/
13 Fixed a nasty parameter problem between toplevel and txuart. The UART
transmitter now both works (again), and properly generates the required
interrupts. This also finishes the fixes to the alternate toplevel file,
alttop.v, that should've been fixed in the last release.
dgisselq 2889d 00h /s6soc/
12 The UART and PWM audio now work. This includes the changes to make that
happen, as well as the source code for some UART and PWM demo programs.
dgisselq 2889d 22h /s6soc/
11 Runs on hardware now! Added proper pinouts, pipelined wishbone command
interface sufficient for loading the flash, a loader to load the flash,
and verified that they work.
dgisselq 2890d 20h /s6soc/
10 Added the capability to run ELF files natively, fully processing the ELF format. dgisselq 2890d 20h /s6soc/
9 Added pinout diagrams, based upon a (hopefully) final UCF file. dgisselq 2890d 20h /s6soc/
8 First pseudo-running version. The alternate configuration (not the main one)
has been initially tested. wbregs works for reading/writing registers,
so it is now possible to test the peripherals.
dgisselq 2895d 20h /s6soc/
7 Created/added an initial specification. Updated/corrected several copywrite
notices.
dgisselq 2896d 11h /s6soc/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.