OpenCores
URL https://opencores.org/ocsvn/s6soc/s6soc/trunk

Subversion Repositories s6soc

[/] [s6soc/] - Rev 43

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
23 Fixed a bug which caused every instruction to be loaded/prefetched twice. dgisselq 2463d 06h /s6soc/
22 Initial version of the ZipOS operating system construct(s). dgisselq 2467d 04h /s6soc/
21 Adds two device drivers: one for the SPI display, and another for the pseudo
device that simulates the Real-Time Clock.
dgisselq 2467d 04h /s6soc/
20 This linker description file acknowledges a .fixdata section which can be
used for debug data upon startup. This allows a startup function to write
all registers out, without destroying them or modifying them on the way.
dgisselq 2467d 04h /s6soc/
19 Addition of dumpuart.cpp to dump the UART transactions to a FILE (method of
debugging the board). FLASHDRVR and ZIPLOAD were also updated to handle
loading ELF files where the code is longer than a single block.
dgisselq 2467d 04h /s6soc/
18 Added a picture of the device pinouts to the specification. dgisselq 2467d 04h /s6soc/
17 Modifications necessary to find some bugs, and to load the flash with an ELF
file.
dgisselq 2467d 05h /s6soc/
16 Bug fix. This release fixes several bugs associated with transitioning from
user mode to supervisor mode while running from flash memory. This also
rewires TIMER-B into a watch-dog timer, and adjusts the LED's to be an
indicator of interrupts and whether or not the CPU has stalled or not as well.
dgisselq 2467d 05h /s6soc/
15 Adds a new program and a new device: doorbell2 and the PmodCLS display. This
also includes a real-time clock simulator--since we couldn't fit it on the
board.
dgisselq 2472d 22h /s6soc/
14 Modified the loader so that it will load even if there are RAM variables
in the load, just as long as they aren't anything but zero. (The startup code,
however, doesn't clear memory to match--so be sure to initialize all variables.)
dgisselq 2472d 22h /s6soc/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2023 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.