OpenCores
URL https://opencores.org/ocsvn/s6soc/s6soc/trunk

Subversion Repositories s6soc

[/] [s6soc/] [trunk/] - Rev 44

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
24 Made the ziptimer autoreload feature a parameter (dis)abled option. dgisselq 2898d 01h /s6soc/trunk/
23 Fixed a bug which caused every instruction to be loaded/prefetched twice. dgisselq 2898d 01h /s6soc/trunk/
22 Initial version of the ZipOS operating system construct(s). dgisselq 2901d 23h /s6soc/trunk/
21 Adds two device drivers: one for the SPI display, and another for the pseudo
device that simulates the Real-Time Clock.
dgisselq 2902d 00h /s6soc/trunk/
20 This linker description file acknowledges a .fixdata section which can be
used for debug data upon startup. This allows a startup function to write
all registers out, without destroying them or modifying them on the way.
dgisselq 2902d 00h /s6soc/trunk/
19 Addition of dumpuart.cpp to dump the UART transactions to a FILE (method of
debugging the board). FLASHDRVR and ZIPLOAD were also updated to handle
loading ELF files where the code is longer than a single block.
dgisselq 2902d 00h /s6soc/trunk/
18 Added a picture of the device pinouts to the specification. dgisselq 2902d 00h /s6soc/trunk/
17 Modifications necessary to find some bugs, and to load the flash with an ELF
file.
dgisselq 2902d 00h /s6soc/trunk/
16 Bug fix. This release fixes several bugs associated with transitioning from
user mode to supervisor mode while running from flash memory. This also
rewires TIMER-B into a watch-dog timer, and adjusts the LED's to be an
indicator of interrupts and whether or not the CPU has stalled or not as well.
dgisselq 2902d 00h /s6soc/trunk/
15 Adds a new program and a new device: doorbell2 and the PmodCLS display. This
also includes a real-time clock simulator--since we couldn't fit it on the
board.
dgisselq 2907d 17h /s6soc/trunk/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.