OpenCores
URL https://opencores.org/ocsvn/s6soc/s6soc/trunk

Subversion Repositories s6soc

[/] [s6soc/] [trunk/] [rtl/] [busmaster.v] - Rev 51

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
51 Latest RTL changes, adding 20 cycles/instruction to CPU dgisselq 2134d 19h /s6soc/trunk/rtl/busmaster.v
46 Added missing files from the 8b branch, deleted unneeded files dgisselq 2153d 20h /s6soc/trunk/rtl/busmaster.v
35 Minor updates and tweaks, primarily fixing the none_sel signal when the
RTC, scope, or ICAPE interface are not present.
dgisselq 2452d 08h /s6soc/trunk/rtl/busmaster.v
28 Fixed a small lint bug associated with the scope vs the compressed scope. dgisselq 2456d 20h /s6soc/trunk/rtl/busmaster.v
25 Converted timer B to be a non-reloadable watchdog timer. dgisselq 2456d 20h /s6soc/trunk/rtl/busmaster.v
16 Bug fix. This release fixes several bugs associated with transitioning from
user mode to supervisor mode while running from flash memory. This also
rewires TIMER-B into a watch-dog timer, and adjusts the LED's to be an
indicator of interrupts and whether or not the CPU has stalled or not as well.
dgisselq 2460d 19h /s6soc/trunk/rtl/busmaster.v
13 Fixed a nasty parameter problem between toplevel and txuart. The UART
transmitter now both works (again), and properly generates the required
interrupts. This also finishes the fixes to the alternate toplevel file,
alttop.v, that should've been fixed in the last release.
dgisselq 2466d 13h /s6soc/trunk/rtl/busmaster.v
12 The UART and PWM audio now work. This includes the changes to make that
happen, as well as the source code for some UART and PWM demo programs.
dgisselq 2467d 10h /s6soc/trunk/rtl/busmaster.v
11 Runs on hardware now! Added proper pinouts, pipelined wishbone command
interface sufficient for loading the flash, a loader to load the flash,
and verified that they work.
dgisselq 2468d 08h /s6soc/trunk/rtl/busmaster.v
8 First pseudo-running version. The alternate configuration (not the main one)
has been initially tested. wbregs works for reading/writing registers,
so it is now possible to test the peripherals.
dgisselq 2473d 09h /s6soc/trunk/rtl/busmaster.v
7 Created/added an initial specification. Updated/corrected several copywrite
notices.
dgisselq 2474d 00h /s6soc/trunk/rtl/busmaster.v
4 Lots of updates, as part of actually making this work on hardware. Not there
yet, so this is still pre-alpha.
dgisselq 2494d 19h /s6soc/trunk/rtl/busmaster.v
2 The initial check in--all the files that will make this SoC work. dgisselq 2505d 14h /s6soc/trunk/rtl/busmaster.v

powered by: WebSVN 2.1.0

© copyright 1999-2023 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.