OpenCores
URL https://opencores.org/ocsvn/s6soc/s6soc/trunk

Subversion Repositories s6soc

[/] [s6soc/] [trunk/] [sw/] [host/] [zipload.cpp] - Rev 52

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
52 Latest S/W changes to both the host and ZipOS software dgisselq 2557d 06h /s6soc/trunk/sw/host/zipload.cpp
45 S6SoC 8-bit support dgisselq 2576d 07h /s6soc/trunk/sw/host/zipload.cpp
26 Modified to be able to handle different load from virtual addresses. This
enables the bootloader capability.
dgisselq 2879d 07h /s6soc/trunk/sw/host/zipload.cpp
19 Addition of dumpuart.cpp to dump the UART transactions to a FILE (method of
debugging the board). FLASHDRVR and ZIPLOAD were also updated to handle
loading ELF files where the code is longer than a single block.
dgisselq 2883d 06h /s6soc/trunk/sw/host/zipload.cpp
14 Modified the loader so that it will load even if there are RAM variables
in the load, just as long as they aren't anything but zero. (The startup code,
however, doesn't clear memory to match--so be sure to initialize all variables.)
dgisselq 2888d 23h /s6soc/trunk/sw/host/zipload.cpp
11 Runs on hardware now! Added proper pinouts, pipelined wishbone command
interface sufficient for loading the flash, a loader to load the flash,
and verified that they work.
dgisselq 2890d 19h /s6soc/trunk/sw/host/zipload.cpp

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.