OpenCores
URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] - Rev 30

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
30 test bench file for integrated SDRAM controller with wish bone and Standalone SDRAM controller test bench are added into SVN dinesha 4912d 13h /
29 SDRAM top and core related run file list are added into svn dinesha 4912d 13h /
28 SDRAM top and SDRAM Core Golden files are added into SVN dinesha 4912d 13h /
27 Golden log file corresponds the SDRAM core level test case are added into svn dinesha 4913d 12h /
26 invalid log files are removed dinesha 4913d 12h /
25 tb.sv is renamed as tb_top dinesha 4913d 12h /
24 Clean Up dinesha 4913d 12h /
23 Pad sdram clock added and read path register w.r.t pad sdram clock dinesha 4914d 17h /
22 Pad sdram clock added dinesha 4914d 17h /
21 Clean up dinesha 4914d 17h /
20 8 Bit SDARM support is added dinesha 4916d 12h /
19 8 Bit SDRAM Support added dinesha 4916d 12h /
18 8 Bit SDRAM Support is added dinesha 4916d 12h /
17 micron 8 bit memory models are added into svn dinesha 4916d 12h /
16 8 Bit SDRAM Support is added dinesha 4916d 12h /
15 Port cleanup dinesha 4919d 13h /
14 Unnecessary device config are removed dinesha 4919d 13h /
13 column bit are made progrmmable dinesha 4919d 13h /
12 Column Bits are made programmable dinesha 4919d 13h /
11 SDRAM Specification document added into SVN dinesha 4922d 14h /
10 Waveform files are added into SVN dinesha 4922d 14h /
9 SDR Bus width parameter passing issue across the models are fixed dinesha 4923d 14h /
8 test bench files are added into SVN dinesha 4923d 14h /
7 SDRAM Memory Models are added into SVN dinesha 4923d 14h /
6 Golden Log files are added into SVN dinesha 4923d 14h /
5 Run files are updated into SVN dinesha 4923d 14h /
4 Sdram controller RTL bug fixes done for 16bit SDR Mode dinesha 4924d 11h /
3 SDRAM controller core files are checked in dinesha 4930d 21h /
2 dinesha 4933d 14h /
1 The project and the structure was created root 4937d 13h /

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.