URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] [sdr_ctrl/] [trunk/] - Rev 41

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
41	Updated Spec ver 0.1 is added back to svn	dinesha	4138d 21h	/sdr_ctrl/trunk/
40	Application layer Fifo full conditional are register now to synth timing fixes	dinesha	4139d 14h	/sdr_ctrl/trunk/
39	Test Bench upgradation with bigger data burst size	dinesha	4139d 14h	/sdr_ctrl/trunk/
38	Port Name clean up	dinesha	4140d 19h	/sdr_ctrl/trunk/
37	SDRAM dq and sdram pad clock are termindated inside the top rtl files	dinesha	4140d 21h	/sdr_ctrl/trunk/
36	Clean up	dinesha	4141d 12h	/sdr_ctrl/trunk/
35	Updated the New Documents - ver 0.1	dinesha	4141d 14h	/sdr_ctrl/trunk/
34	Removed the older version	dinesha	4141d 14h	/sdr_ctrl/trunk/
33	clean up	dinesha	4141d 14h	/sdr_ctrl/trunk/
32	Debug is enable through +define	dinesha	4143d 13h	/sdr_ctrl/trunk/
31	Integrated SDRAM controller with wishbone interface is added into SVN	dinesha	4143d 13h	/sdr_ctrl/trunk/
30	test bench file for integrated SDRAM controller with wish bone and Standalone SDRAM controller test bench are added into SVN	dinesha	4143d 13h	/sdr_ctrl/trunk/
29	SDRAM top and core related run file list are added into svn	dinesha	4143d 13h	/sdr_ctrl/trunk/
28	SDRAM top and SDRAM Core Golden files are added into SVN	dinesha	4143d 13h	/sdr_ctrl/trunk/
27	Golden log file corresponds the SDRAM core level test case are added into svn	dinesha	4144d 11h	/sdr_ctrl/trunk/
26	invalid log files are removed	dinesha	4144d 11h	/sdr_ctrl/trunk/
25	tb.sv is renamed as tb_top	dinesha	4144d 12h	/sdr_ctrl/trunk/
24	Clean Up	dinesha	4144d 12h	/sdr_ctrl/trunk/
23	Pad sdram clock added and read path register w.r.t pad sdram clock	dinesha	4145d 17h	/sdr_ctrl/trunk/
22	Pad sdram clock added	dinesha	4145d 17h	/sdr_ctrl/trunk/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories sdr_ctrl

[/] [sdr_ctrl/] [trunk/] - Rev 41

Filtering Options