OpenCores
URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] [sdr_ctrl/] [trunk/] [rtl/] - Rev 22

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
16 8 Bit SDRAM Support is added dinesha 4472d 22h /sdr_ctrl/trunk/rtl/
15 Port cleanup dinesha 4475d 23h /sdr_ctrl/trunk/rtl/
13 column bit are made progrmmable dinesha 4475d 23h /sdr_ctrl/trunk/rtl/
9 SDR Bus width parameter passing issue across the models are fixed dinesha 4480d 00h /sdr_ctrl/trunk/rtl/
4 Sdram controller RTL bug fixes done for 16bit SDR Mode dinesha 4480d 21h /sdr_ctrl/trunk/rtl/
3 SDRAM controller core files are checked in dinesha 4487d 08h /sdr_ctrl/trunk/rtl/
2 dinesha 4490d 00h /sdr_ctrl/trunk/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.