OpenCores
URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] [sdr_ctrl/] [trunk/] [rtl/] - Rev 25

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
23 Pad sdram clock added and read path register w.r.t pad sdram clock dinesha 4553d 16h /sdr_ctrl/trunk/rtl/
16 8 Bit SDRAM Support is added dinesha 4555d 11h /sdr_ctrl/trunk/rtl/
15 Port cleanup dinesha 4558d 12h /sdr_ctrl/trunk/rtl/
13 column bit are made progrmmable dinesha 4558d 12h /sdr_ctrl/trunk/rtl/
9 SDR Bus width parameter passing issue across the models are fixed dinesha 4562d 13h /sdr_ctrl/trunk/rtl/
4 Sdram controller RTL bug fixes done for 16bit SDR Mode dinesha 4563d 10h /sdr_ctrl/trunk/rtl/
3 SDRAM controller core files are checked in dinesha 4569d 20h /sdr_ctrl/trunk/rtl/
2 dinesha 4572d 12h /sdr_ctrl/trunk/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.