OpenCores
URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] [sdr_ctrl/] [trunk/] [rtl/] - Rev 34

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
33 clean up dinesha 4692d 10h /sdr_ctrl/trunk/rtl/
31 Integrated SDRAM controller with wishbone interface is added into SVN dinesha 4694d 09h /sdr_ctrl/trunk/rtl/
23 Pad sdram clock added and read path register w.r.t pad sdram clock dinesha 4696d 13h /sdr_ctrl/trunk/rtl/
16 8 Bit SDRAM Support is added dinesha 4698d 08h /sdr_ctrl/trunk/rtl/
15 Port cleanup dinesha 4701d 08h /sdr_ctrl/trunk/rtl/
13 column bit are made progrmmable dinesha 4701d 09h /sdr_ctrl/trunk/rtl/
9 SDR Bus width parameter passing issue across the models are fixed dinesha 4705d 09h /sdr_ctrl/trunk/rtl/
4 Sdram controller RTL bug fixes done for 16bit SDR Mode dinesha 4706d 07h /sdr_ctrl/trunk/rtl/
3 SDRAM controller core files are checked in dinesha 4712d 17h /sdr_ctrl/trunk/rtl/
2 dinesha 4715d 09h /sdr_ctrl/trunk/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.