OpenCores
URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] [sdr_ctrl/] [trunk/] [rtl/] - Rev 37

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
37 SDRAM dq and sdram pad clock are termindated inside the top rtl files dinesha 4139d 14h /sdr_ctrl/trunk/rtl/
36 Clean up dinesha 4140d 05h /sdr_ctrl/trunk/rtl/
33 clean up dinesha 4140d 07h /sdr_ctrl/trunk/rtl/
31 Integrated SDRAM controller with wishbone interface is added into SVN dinesha 4142d 06h /sdr_ctrl/trunk/rtl/
23 Pad sdram clock added and read path register w.r.t pad sdram clock dinesha 4144d 10h /sdr_ctrl/trunk/rtl/
16 8 Bit SDRAM Support is added dinesha 4146d 05h /sdr_ctrl/trunk/rtl/
15 Port cleanup dinesha 4149d 05h /sdr_ctrl/trunk/rtl/
13 column bit are made progrmmable dinesha 4149d 06h /sdr_ctrl/trunk/rtl/
9 SDR Bus width parameter passing issue across the models are fixed dinesha 4153d 07h /sdr_ctrl/trunk/rtl/
4 Sdram controller RTL bug fixes done for 16bit SDR Mode dinesha 4154d 04h /sdr_ctrl/trunk/rtl/
3 SDRAM controller core files are checked in dinesha 4160d 14h /sdr_ctrl/trunk/rtl/
2 dinesha 4163d 06h /sdr_ctrl/trunk/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2023 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.