Subversion Repositories sdr_ctrl

[/] [sdr_ctrl/] [trunk/] [rtl/] [wb2sdrc/] [wb2sdrc.v] - Rev 42


Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
42 Bug fix in read access is fixed dinesha 4547d 23h /sdr_ctrl/trunk/rtl/wb2sdrc/wb2sdrc.v
40 Application layer Fifo full conditional are register now to synth timing fixes dinesha 4548d 17h /sdr_ctrl/trunk/rtl/wb2sdrc/wb2sdrc.v
37 SDRAM dq and sdram pad clock are termindated inside the top rtl files dinesha 4550d 00h /sdr_ctrl/trunk/rtl/wb2sdrc/wb2sdrc.v
33 clean up dinesha 4550d 17h /sdr_ctrl/trunk/rtl/wb2sdrc/wb2sdrc.v
31 Integrated SDRAM controller with wishbone interface is added into SVN dinesha 4552d 16h /sdr_ctrl/trunk/rtl/wb2sdrc/wb2sdrc.v

powered by: WebSVN 2.1.0

© copyright 1999-2024, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.