URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] [sdr_ctrl/] [trunk/] [verif/] - Rev 30

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
30	test bench file for integrated SDRAM controller with wish bone and Standalone SDRAM controller test bench are added into SVN	dinesha	4141d 21h	/sdr_ctrl/trunk/verif/
29	SDRAM top and core related run file list are added into svn	dinesha	4141d 21h	/sdr_ctrl/trunk/verif/
28	SDRAM top and SDRAM Core Golden files are added into SVN	dinesha	4141d 21h	/sdr_ctrl/trunk/verif/
27	Golden log file corresponds the SDRAM core level test case are added into svn	dinesha	4142d 19h	/sdr_ctrl/trunk/verif/
26	invalid log files are removed	dinesha	4142d 19h	/sdr_ctrl/trunk/verif/
25	tb.sv is renamed as tb_top	dinesha	4142d 19h	/sdr_ctrl/trunk/verif/
24	Clean Up	dinesha	4142d 19h	/sdr_ctrl/trunk/verif/
22	Pad sdram clock added	dinesha	4144d 00h	/sdr_ctrl/trunk/verif/
21	Clean up	dinesha	4144d 01h	/sdr_ctrl/trunk/verif/
20	8 Bit SDARM support is added	dinesha	4145d 19h	/sdr_ctrl/trunk/verif/
19	8 Bit SDRAM Support added	dinesha	4145d 19h	/sdr_ctrl/trunk/verif/
18	8 Bit SDRAM Support is added	dinesha	4145d 19h	/sdr_ctrl/trunk/verif/
17	micron 8 bit memory models are added into svn	dinesha	4145d 19h	/sdr_ctrl/trunk/verif/
14	Unnecessary device config are removed	dinesha	4148d 20h	/sdr_ctrl/trunk/verif/
12	Column Bits are made programmable	dinesha	4148d 21h	/sdr_ctrl/trunk/verif/
10	Waveform files are added into SVN	dinesha	4151d 21h	/sdr_ctrl/trunk/verif/
8	test bench files are added into SVN	dinesha	4152d 21h	/sdr_ctrl/trunk/verif/
7	SDRAM Memory Models are added into SVN	dinesha	4152d 21h	/sdr_ctrl/trunk/verif/
6	Golden Log files are added into SVN	dinesha	4152d 21h	/sdr_ctrl/trunk/verif/
5	Run files are updated into SVN	dinesha	4152d 21h	/sdr_ctrl/trunk/verif/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories sdr_ctrl

[/] [sdr_ctrl/] [trunk/] [verif/] - Rev 30

Filtering Options