URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] [sdr_ctrl/] [trunk/] [verif/] - Rev 37

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
37	SDRAM dq and sdram pad clock are termindated inside the top rtl files	dinesha	4139d 11h	/sdr_ctrl/trunk/verif/
33	clean up	dinesha	4140d 04h	/sdr_ctrl/trunk/verif/
32	Debug is enable through +define	dinesha	4142d 03h	/sdr_ctrl/trunk/verif/
30	test bench file for integrated SDRAM controller with wish bone and Standalone SDRAM controller test bench are added into SVN	dinesha	4142d 03h	/sdr_ctrl/trunk/verif/
29	SDRAM top and core related run file list are added into svn	dinesha	4142d 03h	/sdr_ctrl/trunk/verif/
28	SDRAM top and SDRAM Core Golden files are added into SVN	dinesha	4142d 04h	/sdr_ctrl/trunk/verif/
27	Golden log file corresponds the SDRAM core level test case are added into svn	dinesha	4143d 02h	/sdr_ctrl/trunk/verif/
26	invalid log files are removed	dinesha	4143d 02h	/sdr_ctrl/trunk/verif/
25	tb.sv is renamed as tb_top	dinesha	4143d 02h	/sdr_ctrl/trunk/verif/
24	Clean Up	dinesha	4143d 02h	/sdr_ctrl/trunk/verif/
22	Pad sdram clock added	dinesha	4144d 07h	/sdr_ctrl/trunk/verif/
21	Clean up	dinesha	4144d 07h	/sdr_ctrl/trunk/verif/
20	8 Bit SDARM support is added	dinesha	4146d 02h	/sdr_ctrl/trunk/verif/
19	8 Bit SDRAM Support added	dinesha	4146d 02h	/sdr_ctrl/trunk/verif/
18	8 Bit SDRAM Support is added	dinesha	4146d 02h	/sdr_ctrl/trunk/verif/
17	micron 8 bit memory models are added into svn	dinesha	4146d 02h	/sdr_ctrl/trunk/verif/
14	Unnecessary device config are removed	dinesha	4149d 03h	/sdr_ctrl/trunk/verif/
12	Column Bits are made programmable	dinesha	4149d 03h	/sdr_ctrl/trunk/verif/
10	Waveform files are added into SVN	dinesha	4152d 04h	/sdr_ctrl/trunk/verif/
8	test bench files are added into SVN	dinesha	4153d 04h	/sdr_ctrl/trunk/verif/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories sdr_ctrl

[/] [sdr_ctrl/] [trunk/] [verif/] - Rev 37

Filtering Options