OpenCores
URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] [sdr_ctrl/] [trunk/] [verif/] [tb/] - Rev 22

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
22 Pad sdram clock added dinesha 4445d 00h /sdr_ctrl/trunk/verif/tb/
18 8 Bit SDRAM Support is added dinesha 4446d 19h /sdr_ctrl/trunk/verif/tb/
14 Unnecessary device config are removed dinesha 4449d 19h /sdr_ctrl/trunk/verif/tb/
12 Column Bits are made programmable dinesha 4449d 20h /sdr_ctrl/trunk/verif/tb/
8 test bench files are added into SVN dinesha 4453d 20h /sdr_ctrl/trunk/verif/tb/
2 dinesha 4463d 20h /sdr_ctrl/trunk/verif/tb/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.