OpenCores
URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] [sdr_ctrl/] [trunk/] [verif/] [tb/] - Rev 24

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
24 Clean Up dinesha 3957d 21h /sdr_ctrl/trunk/verif/tb/
22 Pad sdram clock added dinesha 3959d 02h /sdr_ctrl/trunk/verif/tb/
18 8 Bit SDRAM Support is added dinesha 3960d 21h /sdr_ctrl/trunk/verif/tb/
14 Unnecessary device config are removed dinesha 3963d 22h /sdr_ctrl/trunk/verif/tb/
12 Column Bits are made programmable dinesha 3963d 22h /sdr_ctrl/trunk/verif/tb/
8 test bench files are added into SVN dinesha 3967d 23h /sdr_ctrl/trunk/verif/tb/
2 dinesha 3977d 23h /sdr_ctrl/trunk/verif/tb/

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.