OpenCores
URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] [sdr_ctrl/] [trunk/] [verif/] [tb/] - Rev 30

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
30 test bench file for integrated SDRAM controller with wish bone and Standalone SDRAM controller test bench are added into SVN dinesha 4920d 20h /sdr_ctrl/trunk/verif/tb/
25 tb.sv is renamed as tb_top dinesha 4921d 18h /sdr_ctrl/trunk/verif/tb/
24 Clean Up dinesha 4921d 18h /sdr_ctrl/trunk/verif/tb/
22 Pad sdram clock added dinesha 4922d 23h /sdr_ctrl/trunk/verif/tb/
18 8 Bit SDRAM Support is added dinesha 4924d 18h /sdr_ctrl/trunk/verif/tb/
14 Unnecessary device config are removed dinesha 4927d 19h /sdr_ctrl/trunk/verif/tb/
12 Column Bits are made programmable dinesha 4927d 19h /sdr_ctrl/trunk/verif/tb/
8 test bench files are added into SVN dinesha 4931d 20h /sdr_ctrl/trunk/verif/tb/
2 dinesha 4941d 20h /sdr_ctrl/trunk/verif/tb/

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.