OpenCores
URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] [sdr_ctrl/] [trunk/] [verif/] [tb/] [tb_core.sv] - Rev 70

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
70 Warning Cleanup dinesha 3504d 15h /sdr_ctrl/trunk/verif/tb/tb_core.sv
68 SDRAM Address bit increased from 12 bit to 13 bit dinesha 3504d 16h /sdr_ctrl/trunk/verif/tb/tb_core.sv
56 FPGA Synth optimisation dinesha 3942d 15h /sdr_ctrl/trunk/verif/tb/tb_core.sv
53 Test bench upgradation dinesha 3946d 13h /sdr_ctrl/trunk/verif/tb/tb_core.sv
49 clean up dinesha 3949d 16h /sdr_ctrl/trunk/verif/tb/tb_core.sv
48 top-level cleanup dinesha 3949d 16h /sdr_ctrl/trunk/verif/tb/tb_core.sv
46 test bench upgrade + rtl cleanup dinesha 3951d 17h /sdr_ctrl/trunk/verif/tb/tb_core.sv
45 RTL clean up and logic seperation done from sdram bus converter and request generator dinesha 3951d 21h /sdr_ctrl/trunk/verif/tb/tb_core.sv
44 SDRAM data path logic is modified to support 4 command line pipe line of different bank dinesha 3953d 19h /sdr_ctrl/trunk/verif/tb/tb_core.sv
43 Test bench automation to handle differ write/read burst sequence is supported now dinesha 3953d 21h /sdr_ctrl/trunk/verif/tb/tb_core.sv
30 test bench file for integrated SDRAM controller with wish bone and Standalone SDRAM controller test bench are added into SVN dinesha 3958d 15h /sdr_ctrl/trunk/verif/tb/tb_core.sv

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.