OpenCores
URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] [sdr_ctrl/] [trunk] - Rev 21

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
21 Clean up dinesha 4701d 09h /sdr_ctrl/trunk
20 8 Bit SDARM support is added dinesha 4703d 04h /sdr_ctrl/trunk
19 8 Bit SDRAM Support added dinesha 4703d 04h /sdr_ctrl/trunk
18 8 Bit SDRAM Support is added dinesha 4703d 04h /sdr_ctrl/trunk
17 micron 8 bit memory models are added into svn dinesha 4703d 04h /sdr_ctrl/trunk
16 8 Bit SDRAM Support is added dinesha 4703d 04h /sdr_ctrl/trunk
15 Port cleanup dinesha 4706d 05h /sdr_ctrl/trunk
14 Unnecessary device config are removed dinesha 4706d 05h /sdr_ctrl/trunk
13 column bit are made progrmmable dinesha 4706d 05h /sdr_ctrl/trunk
12 Column Bits are made programmable dinesha 4706d 05h /sdr_ctrl/trunk
11 SDRAM Specification document added into SVN dinesha 4709d 06h /sdr_ctrl/trunk
10 Waveform files are added into SVN dinesha 4709d 06h /sdr_ctrl/trunk
9 SDR Bus width parameter passing issue across the models are fixed dinesha 4710d 06h /sdr_ctrl/trunk
8 test bench files are added into SVN dinesha 4710d 06h /sdr_ctrl/trunk
7 SDRAM Memory Models are added into SVN dinesha 4710d 06h /sdr_ctrl/trunk
6 Golden Log files are added into SVN dinesha 4710d 06h /sdr_ctrl/trunk
5 Run files are updated into SVN dinesha 4710d 06h /sdr_ctrl/trunk
4 Sdram controller RTL bug fixes done for 16bit SDR Mode dinesha 4711d 03h /sdr_ctrl/trunk
3 SDRAM controller core files are checked in dinesha 4717d 13h /sdr_ctrl/trunk
2 dinesha 4720d 06h /sdr_ctrl/trunk

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.