OpenCores
URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] - Rev 59

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
59 Control path request and data are register now for better FPGA timing dinesha 5199d 02h /
58 Read Data is register on RD_FAST=0 case dinesha 5199d 02h /
57 Synthesis constraints are added dinesha 5199d 17h /
56 FPGA Synth optimisation dinesha 5199d 18h /
55 FPGA Synthesis timing optimisation dinesha 5199d 18h /
54 FPGA Timing Optimisation dinesha 5202d 16h /
53 Test bench upgradation dinesha 5203d 16h /
52 Documentation update for request control and transfer control block dinesha 5203d 16h /
51 FPGA relating timing optimisation done dinesha 5203d 17h /
50 Bug fix the request length is fixe dinesha 5205d 21h /
49 clean up dinesha 5206d 19h /
48 top-level cleanup dinesha 5206d 20h /
47 SDRAM bus converter bug fix and top-level signal clean up dinesha 5206d 20h /
46 test bench upgrade + rtl cleanup dinesha 5208d 20h /
45 RTL clean up and logic seperation done from sdram bus converter and request generator dinesha 5209d 01h /
44 SDRAM data path logic is modified to support 4 command line pipe line of different bank dinesha 5210d 23h /
43 Test bench automation to handle differ write/read burst sequence is supported now dinesha 5211d 00h /
42 Bug fix in read access is fixed dinesha 5211d 01h /
41 Updated Spec ver 0.1 is added back to svn dinesha 5211d 02h /
40 Application layer Fifo full conditional are register now to synth timing fixes dinesha 5211d 19h /
39 Test Bench upgradation with bigger data burst size dinesha 5211d 19h /
38 Port Name clean up dinesha 5213d 00h /
37 SDRAM dq and sdram pad clock are termindated inside the top rtl files dinesha 5213d 02h /
36 Clean up dinesha 5213d 17h /
35 Updated the New Documents - ver 0.1 dinesha 5213d 18h /
34 Removed the older version dinesha 5213d 19h /
33 clean up dinesha 5213d 19h /
32 Debug is enable through +define dinesha 5215d 18h /
31 Integrated SDRAM controller with wishbone interface is added into SVN dinesha 5215d 18h /
30 test bench file for integrated SDRAM controller with wish bone and Standalone SDRAM controller test bench are added into SVN dinesha 5215d 18h /

powered by: WebSVN 2.1.0

© copyright 1999-2026 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.