OpenCores
URL https://opencores.org/ocsvn/versatile_library/versatile_library/trunk

Subversion Repositories versatile_library

[/] - Rev 42

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
42 updated mux_andor unneback 4823d 17h /
41 typo in registers.v unneback 4823d 19h /
40 new build environment with custom.v added as a result file unneback 4823d 19h /
39 added simple port prio based wb arbiter unneback 4824d 16h /
38 updated andor mux unneback 4824d 16h /
37 corrected polynom with length 20 unneback 4830d 13h /
36 added generic andor_mux unneback 4831d 21h /
35 added vl_mux2_andor and vl_mux3_andor localparam unneback 4832d 08h /
34 added vl_mux2_andor and vl_mux3_andor unneback 4832d 08h /
33 updated wb3wb3_bridge unneback 4845d 10h /
32 added vl_pll for ALTERA (cycloneIII) unneback 4852d 20h /
31 sync FIFO updated unneback 4872d 16h /
30 updated counter for level1 and level2 function unneback 4872d 16h /
29 updated counter for level1 and level2 function unneback 4872d 16h /
28 added sync simplex FIFO unneback 4873d 17h /
27 added sync simplex FIFO unneback 4873d 17h /
26 typo in sync FIFO, added cnt_lfsr_ce_q cnt_lfsr_ce_clear_q unneback 4873d 19h /
25 added sync FIFO unneback 4874d 08h /
24 added vl_dff_ce_set unneback 4875d 16h /
23 fixed port map error in async fifo 1r1w unneback 4876d 07h /
22 added binary counters unneback 4876d 12h /
21 reg -> wire in and or mux in logic unneback 4877d 08h /
20 naming convention vl_ unneback 4878d 19h /
19 naming convention vl_ unneback 4878d 19h /
18 naming convention vl_ unneback 4878d 19h /
17 unneback 4942d 08h /
16 converting utility for ROM unneback 4942d 20h /
15 added delay line unneback 4948d 16h /
14 reg -> wire for various signals unneback 4948d 21h /
13 cosmetic update unneback 4948d 23h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.